Home
last modified time | relevance | path

Searched refs:state_table (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_dpmm/
A Ddml2_dpmm_dcn4.c327 for (index = 0; index < state_table->uclk.num_clk_values; index++) { in map_soc_min_clocks_to_dpm_coarse_grained()
341 for (index = 0; index < state_table->uclk.num_clk_values; index++) { in map_soc_min_clocks_to_dpm_coarse_grained()
346 display_cfg->min_clocks.dcn4x.idle.fclk_khz = state_table->fclk.clk_values_khz[index]; in map_soc_min_clocks_to_dpm_coarse_grained()
347 display_cfg->min_clocks.dcn4x.idle.uclk_khz = state_table->uclk.clk_values_khz[index]; in map_soc_min_clocks_to_dpm_coarse_grained()
368 if (!state_table || !display_cfg) in map_min_clocks_to_dpm()
371 if (state_table->dcfclk.num_clk_values == 2) { in map_min_clocks_to_dpm()
375 if (state_table->fclk.num_clk_values == 2) { in map_min_clocks_to_dpm()
379 if (state_table->fclk.num_clk_values == state_table->dcfclk.num_clk_values && in map_min_clocks_to_dpm()
380 state_table->fclk.num_clk_values == state_table->uclk.num_clk_values) { in map_min_clocks_to_dpm()
385 result = map_soc_min_clocks_to_dpm_fine_grained(display_cfg, state_table); in map_min_clocks_to_dpm()
[all …]
/drivers/idle/
A Dintel_idle.c1472 .state_table = snb_cstates,
1477 .state_table = snb_cstates,
1483 .state_table = byt_cstates,
1488 .state_table = cht_cstates,
1493 .state_table = ivb_cstates,
1498 .state_table = ivt_cstates,
1504 .state_table = hsw_cstates,
1509 .state_table = hsw_cstates,
1515 .state_table = bdw_cstates,
1520 .state_table = bdw_cstates,
[all …]
/drivers/scsi/isci/
A Disci.h513 const struct sci_base_state *state_table; member
527 const struct sci_base_state *state_table,
A Dhost.c148 const struct sci_base_state *state_table, u32 initial_state) in sci_init_sm() argument
155 sm->state_table = state_table; in sci_init_sm()
157 handler = sm->state_table[initial_state].enter_state; in sci_init_sm()
167 handler = sm->state_table[sm->current_state_id].exit_state; in sci_change_state()
174 handler = sm->state_table[sm->current_state_id].enter_state; in sci_change_state()
/drivers/gpu/drm/xe/
A Dxe_lrc.c1919 const struct instr_state *state_table = NULL; in xe_lrc_emit_hwe_state_instructions() local
1943 state_table = xe_hpg_svg_state; in xe_lrc_emit_hwe_state_instructions()
1947 if (!state_table) { in xe_lrc_emit_hwe_state_instructions()
1954 u32 instr = state_table[i].instr; in xe_lrc_emit_hwe_state_instructions()
1955 u16 num_dw = state_table[i].num_dw; in xe_lrc_emit_hwe_state_instructions()

Completed in 21 milliseconds