Home
last modified time | relevance | path

Searched refs:RISCV_CSR_XIE_EIE (Results 1 – 2 of 2) sorted by relevance

/arch/riscv/
A Darch.c57 riscv_csr_clear(RISCV_CSR_XIE, RISCV_CSR_XIE_SIE | RISCV_CSR_XIE_TIE | RISCV_CSR_XIE_EIE); in riscv_early_init_percpu()
94 riscv_csr_set(RISCV_CSR_XIE, RISCV_CSR_XIE_EIE); in riscv_init_percpu()
/arch/riscv/include/arch/
A Driscv.h98 #define RISCV_CSR_XIE_EIE (1ul << (RISCV_XMODE_OFFSET + 8)) macro

Completed in 4 milliseconds