Home
last modified time | relevance | path

Searched refs:RISCV_EXCEPTION_STORE_ADDR_MISALIGN (Results 1 – 2 of 2) sorted by relevance

/arch/riscv/
A Dexceptions.c33 case RISCV_EXCEPTION_STORE_ADDR_MISALIGN: in cause_to_string()
/arch/riscv/include/arch/
A Driscv.h127 #define RISCV_EXCEPTION_STORE_ADDR_MISALIGN 6 macro

Completed in 3 milliseconds