Home
last modified time | relevance | path

Searched refs:RISCV_INTERRUPT_USWI (Results 1 – 2 of 2) sorted by relevance

/arch/riscv/
A Dexceptions.c53 case RISCV_INTERRUPT_USWI: in cause_to_string()
/arch/riscv/include/arch/
A Driscv.h105 #define RISCV_INTERRUPT_USWI 0 // software interrupt macro

Completed in 3 milliseconds