Home
last modified time | relevance | path

Searched refs:RISCV_XMODE_OFFSET (Results 1 – 1 of 1) sorted by relevance

/arch/riscv/include/arch/
A Driscv.h20 # define RISCV_XMODE_OFFSET (RISCV_MACH_OFFSET) macro
24 # define RISCV_XMODE_OFFSET (RISCV_SUPER_OFFSET) macro
31 #define RISCV_CSR_XMODE_BITS (RISCV_XMODE_OFFSET << 8)
68 #define RISCV_CSR_XSTATUS_IE (1ul << (RISCV_XMODE_OFFSET + 0))
69 #define RISCV_CSR_XSTATUS_PIE (1ul << (RISCV_XMODE_OFFSET + 4))
96 #define RISCV_CSR_XIE_SIE (1ul << (RISCV_XMODE_OFFSET + 0))
97 #define RISCV_CSR_XIE_TIE (1ul << (RISCV_XMODE_OFFSET + 4))
98 #define RISCV_CSR_XIE_EIE (1ul << (RISCV_XMODE_OFFSET + 8))
116 #define RISCV_INTERRUPT_XSWI (RISCV_XMODE_OFFSET)
117 #define RISCV_INTERRUPT_XTIM (4 + RISCV_XMODE_OFFSET)
[all …]

Completed in 2 milliseconds