Searched refs:STR (Results 1 – 3 of 3) sorted by relevance
| /arch/riscv/ |
| A D | asm.S | 19 STR ra, REGOFF(0)(a0)
20 STR sp, REGOFF(1)(a0)
21 STR s0, REGOFF(2)(a0)
22 STR s1, REGOFF(3)(a0)
23 STR s2, REGOFF(4)(a0)
24 STR s3, REGOFF(5)(a0)
25 STR s4, REGOFF(6)(a0)
26 STR s5, REGOFF(7)(a0)
27 STR s6, REGOFF(8)(a0)
28 STR s7, REGOFF(9)(a0)
[all …]
|
| A D | start.S | 62 STR t3, (t1)
74 STR zero, (t0)
83 STR t0, (_start_physical), t1
|
| /arch/riscv/include/arch/riscv/ |
| A D | asm.h | 14 #define STR sw macro
18 #define STR sd macro
|
Completed in 3 milliseconds