Home
last modified time | relevance | path

Searched refs:level (Results 1 – 7 of 7) sorted by relevance

/arch/riscv/
A Dmmu.cpp75 DEBUG_ASSERT(level < RISCV_MMU_PT_LEVELS); in vaddr_to_index()
88 DEBUG_ASSERT(level < RISCV_MMU_PT_LEVELS); in page_size_per_level()
94 return page_size_per_level(level) - 1; in page_mask_per_level()
319 uint level = RISCV_MMU_PT_LEVELS - 1; in riscv_pt_walk()
320 uint index = vaddr_to_index(vaddr, level); in riscv_pt_walk()
337 level--; in riscv_pt_walk()
338 index = vaddr_to_index(vaddr, level); in riscv_pt_walk()
378 level--; in riscv_pt_walk()
427 if (level > 0) { in arch_mmu_map()
437 if (level > 0) { in arch_mmu_map()
[all …]
/arch/x86/
A Dlapic.c42 static void lapic_init_percpu(uint level);
216 static void lapic_init_postvm(uint level) { in lapic_init_postvm() argument
269 static void lapic_init_percpu(uint level) { in lapic_init_percpu() argument
299 static void lapic_timer_init_percpu(uint level) { in lapic_timer_init_percpu() argument
358 void lapic_send_init_ipi(uint32_t apic_id, bool level) { in lapic_send_init_ipi() argument
364 lapic_write_icr((1u << 15) | (level ? (1u << 14) : 0) | (5u << 8), apic_id); in lapic_send_init_ipi()
/arch/x86/include/arch/x86/
A Dlapic.h20 void lapic_send_init_ipi(uint32_t apic_id, bool level);
/arch/x86/32/
A Dmmu.c244 static void x86_mmu_unmap_entry(const vaddr_t vaddr, const int level, map_addr_t * const table) { in x86_mmu_unmap_entry() argument
245 LTRACEF("vaddr %#lx, level %d, table %p\n", vaddr, level, table); in x86_mmu_unmap_entry()
250 switch (level) { in x86_mmu_unmap_entry()
278 x86_mmu_unmap_entry(vaddr, level - 1, next_table_addr); in x86_mmu_unmap_entry()
282 if (level > PT_L) { in x86_mmu_unmap_entry()
/arch/x86/64/
A Dmmu.c438 static void x86_mmu_unmap_entry(const vaddr_t vaddr, const int level, uint64_t * const table) { in x86_mmu_unmap_entry() argument
439 LTRACEF("vaddr 0x%lx level %d table %p\n", vaddr, level, table); in x86_mmu_unmap_entry()
444 switch (level) { in x86_mmu_unmap_entry()
490 x86_mmu_unmap_entry(vaddr, level - 1, next_table_addr); in x86_mmu_unmap_entry()
494 if (level > PT_L) { in x86_mmu_unmap_entry()
/arch/arm64/include/arch/arm64/
A Dmmu.h60 #define MMU_LX_X(page_shift, level) ((4 - (level)) * ((page_shift) - 3) + 3) argument
/arch/riscv/include/arch/
A Driscv.h28 # error Unrecognized RISC-V privilege level selected

Completed in 18 milliseconds