| /dev/uart/pl011/ |
| A D | uart.c | 65 mmio_write32((uint32_t *)(base + offset), val); in write_uart_reg()
73 write_uart_reg(base, offset, read_uart_reg(base, offset) | bits); in set_uart_reg_bits()
77 write_uart_reg(base, offset, read_uart_reg(base, offset) & ~bits); in clear_uart_reg_bits()
82 return uart[n].config.base; in uart_to_ptr()
122 uintptr_t base = uart_to_ptr(port); in pl011_init() local
131 write_uart_reg(base, UART_ICR, 0x3ff); in pl011_init()
158 uintptr_t base = uart_to_ptr(port); in uart_putc() local
163 write_uart_reg(base, UART_DR, c); in uart_putc()
182 uintptr_t base = uart_to_ptr(port); in uart_pputc() local
187 write_uart_reg(base, UART_DR, c); in uart_pputc()
[all …]
|
| /dev/bus/pci/bus_mgr/ |
| A D | resource.cpp | 46 …LTRACEF("range base %#llx size %#llx type %d prefetchable %d\n", range.base, range.size, range.typ… in set_range()
64 range.base, range.size, size, align, prefetchable, can_be_64bit); in allocate_mmio()
67 if (range.base + size <= range.base + range.size) { in allocate_mmio()
68 *out = range.base; in allocate_mmio()
69 range.base += size; in allocate_mmio()
88 …LTRACEF("range base %#llx size %#llx. request size %#x align %u\n", range.base, range.size, size, … in allocate_io()
91 if (range.base + size <= range.base + range.size) { in allocate_io()
92 *out = range.base; in allocate_io()
93 range.base += size; in allocate_io()
|
| A D | bridge.cpp | 186 mr.base, mr.limit, ir.base, ir.limit, pr.base, pr.limit); in dump()
228 uint64_t base, limit; in prefetch_range() local
238 return { base, limit }; in prefetch_range()
443 if (io.limit > io.base) { in assign_child_resources()
445 r.base = io.base; in assign_child_resources()
446 r.size = io.limit + io.base + 1; in assign_child_resources()
452 if (mmio.limit > mmio.base) { in assign_child_resources()
454 r.base = mmio.base; in assign_child_resources()
461 if (pref.limit > pref.base) { in assign_child_resources()
463 r.base = pref.base; in assign_child_resources()
[all …]
|
| A D | resource.h | 19 uint64_t base; member
24 type, base, size); in dump()
|
| A D | bridge.h | 54 T base; member
|
| A D | bus_mgr.cpp | 176 r.base = mmio_base; in pci_bus_mgr_add_resource()
|
| /dev/bus/pci/backend/ |
| A D | ecam.cpp | 28 pci_ecam::pci_ecam(paddr_t base, uint16_t segment, uint8_t start_bus, uint8_t end_bus) : in pci_ecam() argument
29 base_(base), segment_(segment), start_bus_(start_bus), end_bus_(end_bus) {} in pci_ecam()
40 pci_ecam *pci_ecam::detect(paddr_t base, uint16_t segment, uint8_t start_bus, uint8_t end_bus) { in detect() argument
41 LTRACEF("base %#lx, segment %hu, bus [%hhu...%hhu]\n", base, segment, start_bus, end_bus); in detect()
48 auto ecam = new pci_ecam(base, segment, start_bus, end_bus); in detect()
|
| A D | ecam.h | 29 pci_ecam(paddr_t base, uint16_t segment, uint8_t start_bus, uint8_t end_bus);
|
| /dev/interrupt/riscv_plic/include/dev/interrupt/ |
| A D | riscv_plic.h | 24 void plic_early_init(uintptr_t base, size_t num_irqs_, bool hart0_m_only);
|
| /dev/include/dev/ |
| A D | flash_nor.h | 13 addr_t base; member
|
| A D | fbcon.h | 33 void *base; member
|
| /dev/uart/pl011/include/dev/uart/ |
| A D | pl011.h | 18 uintptr_t base; member
|
| /dev/net/pcnet/ |
| A D | pcnet.c | 40 addr_t base; member
104 outpd(state->base + REG_RAP, rap); in pcnet_read_csr()
105 return inpd(state->base + REG_RDP); in pcnet_read_csr()
111 outpd(state->base + REG_RAP, rap); in pcnet_write_csr()
112 outpd(state->base + REG_RDP, data); in pcnet_write_csr()
118 outpd(state->base + REG_RAP, rap); in pcnet_read_bcr()
119 return inpd(state->base + REG_BDP); in pcnet_read_bcr()
125 outpd(state->base + REG_RAP, rap); in pcnet_write_bcr()
126 outpd(state->base + REG_BDP, data); in pcnet_write_bcr()
161 outpd(state->base + 0, 0); in pcnet_init()
[all …]
|
| /dev/fbcon/ |
| A D | fbcon.c | 93 unsigned short *dst = config->base; in fbcon_scroll_up()
111 uint16_t *dst = config->base; in fbcon_clear()
144 pixels = config->base; in fbcon_putc()
|
| /dev/interrupt/riscv_plic/ |
| A D | plic.c | 89 void plic_early_init(uintptr_t base, size_t num_irqs_, bool hart0_m_only_) { in plic_early_init() argument
90 plic_base_virt = base; in plic_early_init()
|