Home
last modified time | relevance | path

Searched refs:CoreDebug_DEMCR_VC_INTERR_Pos (Results 1 – 9 of 9) sorted by relevance

/external/arch/arm/arm-m/CMSIS/Include/
A Dcore_cm3.h1322 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1323 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
A Dcore_sc300.h1305 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1306 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
A Dcore_cm4.h1492 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1493 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
A Dcore_cm7.h1719 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1720 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
A Dcore_cm33.h1885 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< \dep… macro
1886 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< \dep…
A Dcore_cm35p.h1885 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< \dep… macro
1886 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< \dep…
A Dcore_armv8mml.h1810 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< \dep… macro
1811 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< \dep…
A Dcore_armv81mml.h2712 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< \dep… macro
2713 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< \dep…
A Dcore_cm55.h2747 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< \dep… macro
2748 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< \dep…

Completed in 99 milliseconds