Home
last modified time | relevance | path

Searched refs:ITM_LSR_ByteAcc_Pos (Results 1 – 9 of 9) sorted by relevance

/external/arch/arm/arm-m/CMSIS/Include/
A Dcore_cm3.h824 #define ITM_LSR_ByteAcc_Pos 2U /*!< ITM … macro
825 #define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM …
A Dcore_sc300.h809 #define ITM_LSR_ByteAcc_Pos 2U /*!< ITM … macro
810 #define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM …
A Dcore_cm4.h882 #define ITM_LSR_ByteAcc_Pos 2U /*!< ITM … macro
883 #define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM …
A Dcore_cm7.h1106 #define ITM_LSR_ByteAcc_Pos 2U /*!< ITM … macro
1107 #define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM …
A Dcore_cm33.h1092 #define ITM_LSR_ByteAcc_Pos 2U /*!< ITM … macro
1093 #define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM …
A Dcore_cm35p.h1092 #define ITM_LSR_ByteAcc_Pos 2U /*!< ITM … macro
1093 #define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM …
A Dcore_armv8mml.h1092 #define ITM_LSR_ByteAcc_Pos 2U /*!< ITM … macro
1093 #define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM …
A Dcore_armv81mml.h1154 #define ITM_LSR_ByteAcc_Pos 2U /*!< ITM … macro
1155 #define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM …
A Dcore_cm55.h1154 #define ITM_LSR_ByteAcc_Pos 2U /*!< ITM … macro
1155 #define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM …

Completed in 708 milliseconds