Home
last modified time | relevance | path

Searched refs:MPU (Results 1 – 22 of 22) sorted by relevance

/external/platform/pico/rp2_common/cmsis/stub/CMSIS/Core/Include/
A Dmpu_armv7.h194 MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; in ARM_MPU_Enable()
210 MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk; in ARM_MPU_Disable()
220 MPU->RNR = rnr; in ARM_MPU_ClrRegion()
221 MPU->RASR = 0U; in ARM_MPU_ClrRegion()
230 MPU->RBAR = rbar; in ARM_MPU_SetRegion()
231 MPU->RASR = rasr; in ARM_MPU_SetRegion()
241 MPU->RNR = rnr; in ARM_MPU_SetRegionEx()
242 MPU->RBAR = rbar; in ARM_MPU_SetRegionEx()
243 MPU->RASR = rasr; in ARM_MPU_SetRegionEx()
268 ARM_MPU_OrderedMemcpy(&(MPU->RBAR), &(table->RBAR), MPU_TYPE_RALIASES*rowWordSize); in ARM_MPU_Load()
[all …]
A Dcore_cm0plus.h659 #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ macro
/external/arch/arm/arm-m/CMSIS/Include/
A Dmpu_armv7.h194 MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; in ARM_MPU_Enable()
210 MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk; in ARM_MPU_Disable()
220 MPU->RNR = rnr; in ARM_MPU_ClrRegion()
221 MPU->RASR = 0U; in ARM_MPU_ClrRegion()
230 MPU->RBAR = rbar; in ARM_MPU_SetRegion()
231 MPU->RASR = rasr; in ARM_MPU_SetRegion()
241 MPU->RNR = rnr; in ARM_MPU_SetRegionEx()
242 MPU->RBAR = rbar; in ARM_MPU_SetRegionEx()
243 MPU->RASR = rasr; in ARM_MPU_SetRegionEx()
268 ARM_MPU_OrderedMemcpy(&(MPU->RBAR), &(table->RBAR), MPU_TYPE_RALIASES*rowWordSize); in ARM_MPU_Load()
[all …]
A Dmpu_armv8.h133 MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; in ARM_MPU_Enable()
149 MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk; in ARM_MPU_Disable()
207 ARM_MPU_SetMemAttrEx(MPU, idx, attr); in ARM_MPU_SetMemAttr()
236 ARM_MPU_ClrRegionEx(MPU, rnr); in ARM_MPU_ClrRegion()
269 ARM_MPU_SetRegionEx(MPU, rnr, rbar, rlar); in ARM_MPU_SetRegion()
336 ARM_MPU_LoadEx(MPU, rnr, table, cnt); in ARM_MPU_Load()
A Dcore_sc000.h674 #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ macro
A Dcore_cm0plus.h659 #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ macro
A Dcore_cm3.h1400 #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ macro
A Dcore_sc300.h1383 #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ macro
A Dcore_cm4.h1570 #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ macro
A Dcore_armv8mbl.h1323 …#define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ macro
A Dcore_cm23.h1398 …#define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ macro
A Dcore_cm7.h1797 #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ macro
A Dcore_cm33.h2220 …#define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ macro
A Dcore_cm35p.h2220 …#define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ macro
A Dcore_armv8mml.h2145 …#define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ macro
A Dcore_armv81mml.h3115 …#define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ macro
A Dcore_cm55.h3152 …#define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ macro
/external/platform/stm32f7xx/STM32F7xx_HAL_Driver/Src/
A Dstm32f7xx_hal_cortex.c285 MPU->RNR = MPU_Init->Number; in HAL_MPU_ConfigRegion()
298 MPU->RBAR = MPU_Init->BaseAddress; in HAL_MPU_ConfigRegion()
299 MPU->RASR = ((uint32_t)MPU_Init->DisableExec << MPU_RASR_XN_Pos) | in HAL_MPU_ConfigRegion()
309 MPU->RBAR = 0x00; in HAL_MPU_ConfigRegion()
310 MPU->RASR = 0x00; in HAL_MPU_ConfigRegion()
/external/platform/stm32f7xx/STM32F7xx_HAL_Driver/Inc/
A Dstm32f7xx_hal_cortex.h446 MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk; in HAL_MPU_Disable()
463 MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; in HAL_MPU_Enable()
/external/platform/nrfx/doc/
A Dnrfx_api.dox48 @defgroup nrf_mpu MPU
/external/platform/cc13xx/cc13xxware/startup_files/
A Dstartup_keil.s79 DCD MPUFaultIntHandler ; The MPU fault handler
/external/platform/nrfx/
A DCHANGELOG.md204 - Added HALs: BPROT, MPU, MWU.

Completed in 132 milliseconds