Home
last modified time | relevance | path

Searched refs:SCB_SCR_SEVONPEND_Pos (Results 1 – 16 of 16) sorted by relevance

/external/arch/arm/arm-m/CMSIS/Include/
A Dcore_cm0.h415 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB … macro
416 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB …
A Dcore_cm1.h415 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB … macro
416 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB …
A Dcore_sc000.h432 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB … macro
433 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB …
A Dcore_cm0plus.h439 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB … macro
440 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB …
A Dcore_cm3.h486 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB … macro
487 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB …
A Dcore_sc300.h483 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB … macro
484 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB …
A Dcore_cm4.h544 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB … macro
545 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB …
A Dcore_armv8mbl.h488 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB … macro
489 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB …
A Dcore_cm23.h488 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB … macro
489 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB …
A Dcore_cm7.h589 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB … macro
590 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB …
A Dcore_cm33.h640 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB … macro
641 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB …
A Dcore_cm35p.h640 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB … macro
641 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB …
A Dcore_armv8mml.h640 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB … macro
641 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB …
A Dcore_armv81mml.h654 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB … macro
655 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB …
A Dcore_cm55.h654 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB … macro
655 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB …
/external/platform/pico/rp2_common/cmsis/stub/CMSIS/Core/Include/
A Dcore_cm0plus.h439 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB … macro
440 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB …

Completed in 119 milliseconds