Home
last modified time | relevance | path

Searched refs:SCB_SCR_SLEEPDEEP_Msk (Results 1 – 22 of 22) sorted by relevance

/external/platform/stm32f0xx/STM32F0xx_HAL_Driver/
A Dstm32f0xx_hal_pwr.c292 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); in HAL_PWR_EnterSLEEPMode()
349 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in HAL_PWR_EnterSTOPMode()
366 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); in HAL_PWR_EnterSTOPMode()
389 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in HAL_PWR_EnterSTANDBYMode()
/external/platform/stm32f7xx/STM32F7xx_HAL_Driver/Src/
A Dstm32f7xx_hal_pwr.c408 CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); in HAL_PWR_EnterSLEEPMode()
461 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in HAL_PWR_EnterSTOPMode()
474 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); in HAL_PWR_EnterSTOPMode()
493 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in HAL_PWR_EnterSTANDBYMode()
A Dstm32f7xx_hal_pwr_ex.c417 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in HAL_PWREx_EnterUnderDriveSTOPMode()
428 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); in HAL_PWREx_EnterUnderDriveSTOPMode()
/external/platform/stm32f2xx/STM32F2xx_StdPeriph_Driver/src/
A Dstm32f2xx_pwr.c486 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in PWR_EnterSTOPMode()
500 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); in PWR_EnterSTOPMode()
523 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in PWR_EnterSTANDBYMode()
/external/platform/stm32f4xx/STM32F4xx_StdPeriph_Driver/src/
A Dstm32f4xx_pwr.c828 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in PWR_EnterSTOPMode()
842 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); in PWR_EnterSTOPMode()
892 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in PWR_EnterUnderDriveSTOPMode()
906 SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); in PWR_EnterUnderDriveSTOPMode()
927 SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk; in PWR_EnterSTANDBYMode()
/external/platform/stm32f0xx/STM32F0xx_HAL_Driver/inc/
A Dstm32f0xx_ll_cortex.h194 CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); in LL_LPM_EnableSleep()
205 SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); in LL_LPM_EnableDeepSleep()
/external/arch/arm/arm-m/CMSIS/Include/
A Dcore_cm0.h419 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB … macro
A Dcore_cm1.h419 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB … macro
A Dcore_sc000.h436 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB … macro
A Dcore_cm0plus.h443 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB … macro
A Dcore_cm3.h490 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB … macro
A Dcore_sc300.h487 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB … macro
A Dcore_cm4.h548 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB … macro
A Dcore_armv8mbl.h495 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB … macro
A Dcore_cm23.h495 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB … macro
A Dcore_cm7.h593 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB … macro
A Dcore_cm33.h647 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB … macro
A Dcore_cm35p.h647 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB … macro
A Dcore_armv8mml.h647 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB … macro
A Dcore_armv81mml.h661 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB … macro
A Dcore_cm55.h661 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB … macro
/external/platform/pico/rp2_common/cmsis/stub/CMSIS/Core/Include/
A Dcore_cm0plus.h443 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB … macro

Completed in 137 milliseconds