Home
last modified time | relevance | path

Searched refs:SCS_BASE (Results 1 – 16 of 16) sorted by relevance

/external/arch/arm/arm-m/CMSIS/Include/
A Dcore_sc000.h662 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Bas… macro
663 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
664 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
665 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Bas…
667 #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register …
673 #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
A Dcore_cm1.h560 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Bas… macro
561 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
562 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
563 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Bas…
565 #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register …
A Dcore_cm0plus.h648 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Bas… macro
649 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
650 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
651 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Bas…
658 #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
A Dcore_cm0.h534 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Bas… macro
535 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
536 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
537 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Bas…
A Dcore_cm4.h1550 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Bas… macro
1555 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
1556 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
1557 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Bas…
1559 #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register …
1569 #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
1573 #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */
A Dcore_cm3.h1380 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Bas… macro
1385 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
1386 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
1387 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Bas…
1389 #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register …
1399 #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
A Dcore_sc300.h1363 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Bas… macro
1368 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
1369 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
1370 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Bas…
1372 #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register …
1382 #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
A Dcore_cm7.h1777 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Bas… macro
1782 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
1783 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
1784 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Bas…
1786 #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register …
1796 #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
1800 #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */
A Dcore_armv8mbl.h1301 …#define SCS_BASE (0xE000E000UL) /*!< System Control Space B… macro
1307 …#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
1308 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
1309 …#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block B…
1322 …#define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
1327 …#define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Uni…
A Dcore_cm23.h1376 …#define SCS_BASE (0xE000E000UL) /*!< System Control Space B… macro
1382 …#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
1383 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
1384 …#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block B…
1397 …#define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
1402 …#define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Uni…
A Dcore_cm33.h2196 …#define SCS_BASE (0xE000E000UL) /*!< System Control Space B… macro
2203 …#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
2204 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
2205 …#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block B…
2207 …#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Registe…
2219 …#define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
2224 …#define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Uni…
2228 #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */
A Dcore_cm35p.h2196 …#define SCS_BASE (0xE000E000UL) /*!< System Control Space B… macro
2203 …#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
2204 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
2205 …#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block B…
2207 …#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Registe…
2219 …#define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
2224 …#define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Uni…
2228 #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */
A Dcore_armv8mml.h2121 …#define SCS_BASE (0xE000E000UL) /*!< System Control Space B… macro
2128 …#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
2129 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
2130 …#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block B…
2132 …#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Registe…
2144 …#define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
2149 …#define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Uni…
2153 #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */
A Dcore_armv81mml.h3091 …#define SCS_BASE (0xE000E000UL) /*!< System Control Space B… macro
3098 …#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
3099 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
3100 …#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block B…
3102 …#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Registe…
3114 …#define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
3124 …#define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Uni…
3128 #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */
A Dcore_cm55.h3126 …#define SCS_BASE (0xE000E000UL) /*!< System Control Space B… macro
3134 …#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
3135 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
3136 …#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block B…
3138 …#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Registe…
3151 …#define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
3161 …#define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Uni…
3165 #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */
/external/platform/pico/rp2_common/cmsis/stub/CMSIS/Core/Include/
A Dcore_cm0plus.h648 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Bas… macro
649 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
650 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
651 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Bas…
658 #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */

Completed in 130 milliseconds