Home
last modified time | relevance | path

Searched refs:cmd (Results 1 – 12 of 12) sorted by relevance

/external/platform/stm32f7xx/STM32F7xx_HAL_Driver/Src/
A Dstm32f7xx_hal_qspi.c1708 … WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
1720 … WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
1729 … WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
1731cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode | in QSPI_Config()
1741 … WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
1743cmd->AddressMode | cmd->InstructionMode | cmd->Instruction | in QSPI_Config()
1755 … WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
1767 … WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
1776 … WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode | in QSPI_Config()
1778cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode | in QSPI_Config()
[all …]
/external/platform/cc13xx/cc13xxware/driverlib/
A Drf_mailbox.h295 #define SW_REG_OVERRIDE(cmd, field, val) (3 | ((_POSITION_##cmd##_##field) << 4) | ((uint32_t)(val)… argument
297 #define SW_REG_IND_OVERRIDE(cmd, field, offset, val) (3 | \ argument
298 (((_POSITION_##cmd##_##field) + ((offset) << 1)) << 4) | ((uint32_t)(val) << 16))
300 #define SW_REG_BYTE_OVERRIDE(cmd, field, val) (0x8003 | ((_POSITION_##cmd##_##field) << 4) | \ argument
303 #define SW_REG_2BYTE_OVERRIDE(cmd, field, val0, val1) (3 | (((_POSITION_##cmd##_##field) & 0xFFFE) … argument
310 #define SW_ARRAY_OVERRIDE(cmd, firstfield, length) (1 | (((_POSITION_##cmd##_##firstfield)) << 2) |… argument
/external/platform/lpc15xx/lpcopen/lpc_chip_15xx/inc/
A Drom_pwr_15xx.h102 void (*set_pll)(uint32_t cmd[], uint32_t resp[]); /*!< Set PLL function */
103 void (*set_power)(uint32_t cmd[], uint32_t resp[]); /*!< Set power function */
/external/platform/pico/rp2_common/pico_multicore/
A Dmulticore.c157 uint cmd = cmd_sequence[seq]; in multicore_launch_core1_raw() local
159 if (!cmd) { in multicore_launch_core1_raw()
164 multicore_fifo_push_blocking(cmd); in multicore_launch_core1_raw()
167 seq = cmd == response ? seq + 1 : 0; in multicore_launch_core1_raw()
/external/platform/stm32f7xx/STM32F7xx_HAL_Driver/Inc/
A Dstm32f7xx_hal_qspi.h538 …AL_QSPI_Command (QSPI_HandleTypeDef *hqspi, const QSPI_CommandTypeDef *cmd, uint32_t Timeout);
541 …tatusTypeDef HAL_QSPI_Command_IT (QSPI_HandleTypeDef *hqspi, const QSPI_CommandTypeDef *cmd);
548 …_QSPI_AutoPolling (QSPI_HandleTypeDef *hqspi, const QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTy…
549 …_QSPI_AutoPolling_IT(QSPI_HandleTypeDef *hqspi, const QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTy…
552 …AL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, const QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedT…
/external/platform/stm32f7xx/STM32F7xx_HAL_Driver/Inc/Legacy/
A Dstm32_hal_legacy.h838 #define HAL_DBG_LowPowerConfig(Periph, cmd) (((cmd)==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(P… argument
840 #define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_… argument
841 #define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFI… argument
842 #define HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_Dis… argument
843 #define HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor()… argument
869 #define HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus, cmd) (((cmd)==ENABLE)? HAL_I2CEx_EnableFa… argument
1395 #define HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCC… argument
/external/lib/lwip/netif/ppp/
A Dppp.h173 int pppIOCtl(int pd, int cmd, void *arg);
A Dppp.c961 pppIOCtl(int pd, int cmd, void *arg) in pppIOCtl() argument
969 switch(cmd) { in pppIOCtl()
/external/lib/lwip/include/lwip/
A Dsockets.h342 int lwip_ioctl(int s, long cmd, void *argp);
343 int lwip_fcntl(int s, int cmd, int val);
/external/platform/stm32f0xx/STM32F0xx_HAL_Driver/inc/Legacy/
A Dstm32_hal_legacy.h1262 #define HAL_DBG_LowPowerConfig(Periph, cmd) (((cmd)==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(P… argument
1264 #define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_… argument
1267 #define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFI…
1269 #define HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_Dis… argument
1270 #define HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor()… argument
1298 #define HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus, cmd) (((cmd)==ENABLE)? HAL_I2CEx_EnableFa… argument
2035 #define HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCC… argument
/external/lib/lwip/
A Drules.mk11 $(LOCAL_DIR)/cmd.c \
/external/lib/lwip/api/
A Dsockets.c2281 lwip_ioctl(int s, long cmd, void *argp) argument
2294 switch (cmd) {
2336 LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_ioctl(%d, UNIMPL: 0x%lx, %p)\n", s, cmd, argp));
2347 lwip_fcntl(int s, int cmd, int val) argument
2356 switch (cmd) {
2368 LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_fcntl(%d, UNIMPL: %d, %d)\n", s, cmd, val));

Completed in 67 milliseconds