Home
last modified time | relevance | path

Searched refs:divider (Results 1 – 10 of 10) sorted by relevance

/external/platform/lpc15xx/lpcopen/periph_systick/example/
A Dreadme.dox2 * @brief Systick example using systick timer, the SYSTICK clock divider, and the LED
36 * timer and SYSTICK clock divider. The LED state is toggled in the systick
40 * While one would expect a clock divider to delay an interrupt occurrence this implementation
41 * seems to hasten the interrupt occurrence. For example, if the SYSTICK clock divider is set
42 * to 1, 453 interrupts occur in a 30-second interval. If the SYSTICK clock divider is set
44 * though the clock divider were really a clock multiplier.<br>
47 * In addition, once the SYSTICK clock divider is set and SYSTICK is enabled, the SYSTICK clock
48 …* divider becomes static, changes seem to have no effect. Once the clock was running, the effecti…
/external/platform/pico/rp2_common/hardware_pwm/include/hardware/
A Dpwm.h411 static inline void pwm_set_clkdiv(uint slice_num, float divider) { in pwm_set_clkdiv() argument
413 valid_params_if(PWM, divider >= 1.f && divider < 256.f); in pwm_set_clkdiv()
414 uint8_t i = (uint8_t)divider; in pwm_set_clkdiv()
415 uint8_t f = (uint8_t)((divider - i) * (0x01 << 4)); in pwm_set_clkdiv()
/external/platform/nrfx/hal/
A Dnrf_clock.h577 nrf_clock_hfclk_div_t divider);
597 nrf_clock_hfclk_div_t divider);
923 void nrf_clock_hfclk_div_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_div_t divider) in nrf_clock_hfclk_div_set() argument
925 p_reg->HFCLKCTRL = (((uint8_t)(divider) << CLOCK_HFCLKCTRL_HCLK_Pos) & in nrf_clock_hfclk_div_set()
938 void nrf_clock_hfclk192m_div_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_div_t divider) in nrf_clock_hfclk192m_div_set() argument
940 p_reg->HFCLK192MCTRL = (((uint8_t)(divider) << CLOCK_HFCLK192MCTRL_HCLK192M_Pos) & in nrf_clock_hfclk192m_div_set()
/external/platform/lpc15xx/lpcopen/lpc_chip_15xx/inc/
A Drom_spi_15xx.h85 uint32_t divider; /*!< Clock divider value DIVVAL in the SPI DIV register. */ member
/external/platform/lpc15xx/lpcopen/periph_spi_rom_polling/example/src/
A Dperiph_spi_rom_polling.c120 spiConfigRec.divider = 0xFFFF; in setupSpiMaster()
/external/platform/lpc15xx/lpcopen/periph_spi_rom_polling_slave/example/src/
A Dperiph_spi_rom_polling_slave.c120 spiConfigRec.divider = 0; in setupSpiSlave()
/external/platform/lpc15xx/lpcopen/periph_spi_rom_interrupt/example/src/
A Dperiph_spi_rom_interrupt.c123 spiConfigRec.divider = 0xFFFF; in setupSpiMaster()
/external/platform/lpc15xx/lpcopen/periph_spi_rom_interrupt_slave/example/src/
A Dperiph_spi_rom_interrupt_slave.c122 spiConfigRec.divider = 0; in setupSpiSlave()
/external/platform/pico/rp2_common/pico_divider/
A Ddivider.S34 @ wait 8-n cycles for the hardware divider
/external/platform/nrfx/
A DCHANGELOG.md79 - Changed names of the frequency divider symbols in the QSPI HAL to reflect the new frequencies in …

Completed in 13 milliseconds