Home
last modified time | relevance | path

Searched refs:clock (Results 1 – 5 of 5) sorted by relevance

/platform/stm32f0xx/
A Drcc.c7 switch (STM32_RCC_CLK_REG(clock)) { in stm32_rcc_get_clock_en_reg()
23 switch (STM32_RCC_CLK_REG(clock)) { in stm32_rcc_get_clock_rst_reg()
38 void stm32_rcc_set_enable(stm32_rcc_clk_t clock, bool enable) { in stm32_rcc_set_enable() argument
39 __IO uint32_t *reg = stm32_rcc_get_clock_en_reg(clock); in stm32_rcc_set_enable()
41 *reg |= 1 << STM32_RCC_CLK_INDEX(clock); in stm32_rcc_set_enable()
43 *reg &= ~(1 << STM32_RCC_CLK_INDEX(clock)); in stm32_rcc_set_enable()
47 void stm32_rcc_set_reset(stm32_rcc_clk_t clock, bool reset) { in stm32_rcc_set_reset() argument
48 switch (clock) { in stm32_rcc_set_reset()
61 __IO uint32_t *reg = stm32_rcc_get_clock_rst_reg(clock); in stm32_rcc_set_reset()
63 *reg |= 1 << STM32_RCC_CLK_INDEX(clock); in stm32_rcc_set_reset()
[all …]
A Dtimer_capture.c35 stm32_rcc_clk_t clock; member
44 .clock = STM32_RCC_CLK_TIM1,
55 .clock = STM32_RCC_CLK_TIM2,
63 .clock = STM32_RCC_CLK_TIM3,
71 .clock = STM32_RCC_CLK_TIM6,
79 .clock = STM32_RCC_CLK_TIM7,
87 .clock = STM32_RCC_CLK_TIM14,
95 .clock = STM32_RCC_CLK_TIM15,
103 .clock = STM32_RCC_CLK_TIM16,
111 .clock = STM32_RCC_CLK_TIM17,
[all …]
A Di2c.c48 stm32_rcc_clk_t clock; member
63 .clock = STM32_RCC_CLK_I2C1,
70 .clock = STM32_RCC_CLK_I2C2,
92 stm32_rcc_set_enable(i2c->clock, true); in stm32_i2c_early_init()
/platform/stm32f0xx/include/platform/
A Drcc.h81 void stm32_rcc_set_enable(stm32_rcc_clk_t clock, bool enable);
82 void stm32_rcc_set_reset(stm32_rcc_clk_t clock, bool reset);
/platform/nrf52xxx/
A Drules.mk46 $(LOCAL_DIR)/clock.c \

Completed in 7 milliseconds