Home
last modified time | relevance | path

Searched refs:write_reg (Results 1 – 4 of 4) sorted by relevance

/platform/qemu-virt-m68k/
A Dgoldfish_tty.c50 static void write_reg(unsigned int reg, uint32_t val) { in write_reg() function
63 write_reg(REG_CMD, CMD_READ_BUFFER); in uart_irq_handler()
74 write_reg(REG_CMD, CMD_INT_DISABLE); in goldfish_tty_early_init()
77 write_reg(REG_DATA_PTR, (uint32_t)transfer_buf); in goldfish_tty_early_init()
78 write_reg(REG_DATA_PTR_HIGH, 0); in goldfish_tty_early_init()
79 write_reg(REG_DATA_LEN, sizeof(transfer_buf)); in goldfish_tty_early_init()
90 write_reg(REG_CMD, CMD_INT_ENABLE); in goldfish_tty_init()
94 write_reg(REG_PUT_CHAR, c); in uart_putc()
125 write_reg(REG_CMD, CMD_READ_BUFFER); in platform_pgetc()
A Dgoldfish_rtc.c46 static void write_reg(unsigned int reg, uint32_t val) { in write_reg() function
69 write_reg(RTC_CLEAR_ALARM, 1); in rtc_irq()
70 write_reg(RTC_CLEAR_INTERRUPT, 1); in rtc_irq()
90 write_reg(RTC_IRQ_ENABLED, 1); in goldfish_rtc_early_init()
117 write_reg(RTC_ALARM_HIGH, delta >> 32); in platform_set_oneshot_timer()
118 write_reg(RTC_ALARM_LOW, delta & 0xffffffff); in platform_set_oneshot_timer()
126 write_reg(RTC_CLEAR_ALARM, 1); in platform_stop_timer()
127 write_reg(RTC_CLEAR_INTERRUPT, 1); in platform_stop_timer()
A Dpic.c41 static void write_reg(unsigned int pic, unsigned int reg, uint32_t val) { in write_reg() function
76 write_reg(irq_to_pic_num(vector), REG_DISABLE, 1U << irq_to_pic_vec(vector)); in mask_interrupt()
82 write_reg(irq_to_pic_num(vector), REG_ENABLE, 1U << irq_to_pic_vec(vector)); in unmask_interrupt()
/platform/rosco-m68k/
A Dduart.c85 static void write_reg(uint reg, uint8_t val) { in write_reg() function
96 write_reg(DUART_REG_IMR_W, cached_imr); in duart_early_init()
99 write_reg(DUART_REG_IVR_RW, 0x45); in duart_early_init()
105 write_reg(DUART_REG_MR2A_RW, 0x7); in duart_early_init()
112 write_reg(DUART_REG_CTL_RW, count & 0xff); in duart_early_init()
123 write_reg(DUART_REG_IMR_W, cached_imr); in duart_early_init()
126 write_reg(DUART_REG_OPCR_W, 0); in duart_early_init()
135 write_reg(DUART_REG_IMR_W, cached_imr); in duart_init()
200 write_reg(DUART_REG_THRA_W, c); in platform_dputc()
255 write_reg(DUART_REG_SOPBC_W, (1<<bit)); in target_set_debug_led()
[all …]

Completed in 5 milliseconds