Ð þí8d(±,.sifive,hifive-unleashed-a00sifive,fu540-c000&SiFive HiFive Unleashed A00aliases,/soc/serial@100100004/soc/serial@10011000chosencpus<B@cpu@0 sifive,e51sifive,rocket0riscvOcpu[@n€{@ˆ Œrv64imac– disabled¤interrupt-controller¸riscv,cpu-intcÉÞcpu@1#sifive,u54-mcsifive,rocket0riscvæ@ù@€ Ocpu[@n@{€)4  ?riscv,sv39ˆ Œrv64imafdcH–¤interrupt-controller¸riscv,cpu-intcÉÞcpu@2R#sifive,u54-mcsifive,rocket0riscvæ@ù@€ Ocpu[@n@{€)4  ?riscv,sv39ˆ Œrv64imafdcH–¤interrupt-controller¸riscv,cpu-intcÉÞcpu@3R#sifive,u54-mcsifive,rocket0riscvæ@ù@€ Ocpu[@n@{€)4  ?riscv,sv39ˆ Œrv64imafdcH–¤interrupt-controller¸riscv,cpu-intcÉÞcpu@4R#sifive,u54-mcsifive,rocket0riscvæ@ù@€ Ocpu[@n@{€)4  ?riscv,sv39ˆ Œrv64imafdcH–¤interrupt-controller¸riscv,cpu-intcÉÞsoc*sifive,fu540-c000sifive,fu540simple-busbinterrupt-controller@c000000¸sifive,plic-1.0.0ˆ i5ÉHtÿÿÿÿÿÿÿÿ ÿÿÿÿ ÿÿÿÿ ÿÿÿÿ Þ clock-controller@10000000sifive,fu540-c000-prciˆ– ˆÞserial@10010000$sifive,fu540-c000-uartsifive,uart0ˆ• ¦–okayserial@10011000$sifive,fu540-c000-uartsifive,uart0ˆ• ¦–okayi2c@10030000"sifive,fu540-c000-i2csifive,i2c0ˆ• ¦2–±»okayspi@10040000"sifive,fu540-c000-spisifive,spi0 ˆ • ¦3–okayflash@0issi,is25wp256jedec,spi-norˆÈúð€Úéúspi@10041000"sifive,fu540-c000-spisifive,spi0 ˆ0• ¦4– disabledspi@10050000"sifive,fu540-c000-spisifive,spi0ˆ• ¦–okaymmc@0 mmc-spi-slotˆÈ1- ä äethernet@10090000sifive,fu540-macb• ¦5 ˆ  %controlokay/ Apclkhclk–MgmiiV ethernet-phy@0ˆÞ pcie@2030000000¸microsemi,ms-pf-axi-pcie-hostOpcia`k    y• ¦ b@@  ˆ 0  %controlapbinterrupt-controller¸ÉÞ memory@80000000Omemoryˆ€hfclkˆ fixed-clockRü UŒhfclkÞrtcclkˆ fixed-clockRB@ŒrtcclkÞ opp-tableoperating-points-v2ŸÞopp-350000000ªÜ“€opp-700000000ª)¹'opp-999999999ª;šÉÿopp-1400000000ªSrN #address-cells#size-cellscompatiblemodelserial0serial1timebase-frequencydevice_typei-cache-block-sizei-cache-setsi-cache-sizeregriscv,isaclocksstatusoperating-points-v2#interrupt-cellsinterrupt-controllerphandled-cache-block-sized-cache-setsd-cache-sized-tlb-setsd-tlb-sizei-tlb-setsi-tlb-sizemmu-typetlb-splitclock-frequencyrangesriscv,ndevinterrupts-extended#clock-cellsinterrupt-parentinterruptsreg-shiftreg-io-widthspi-max-frequencym25p,fast-readspi-tx-bus-widthspi-rx-bus-widthvoltage-rangesdisable-wpreg-nameslocal-mac-addressclock-namesphy-modephy-handlebus-rangeinterrupt-mapinterrupt-map-maskclock-output-namesopp-sharedopp-hz