Home
last modified time | relevance | path

Searched defs:CSR (Results 1 – 22 of 22) sorted by relevance

/lk-master/external/platform/stm32f0xx/CMSIS/inc/
A Dstm32f051x8.h183 …__IO uint16_t CSR; /*!< COMP control and status register, … member
188 …__IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several … member
194 __IO uint32_t CSR; /*!< Kept for legacy purpose. Use structure 'COMP_Common_TypeDef'. */ member
372 …__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04… member
390 …__IO uint32_t CSR; /*!< RCC clock control & status register, Addres… member
A Dstm32f058xx.h182 …__IO uint16_t CSR; /*!< COMP control and status register, … member
187 …__IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several … member
193 __IO uint32_t CSR; /*!< Kept for legacy purpose. Use structure 'COMP_Common_TypeDef'. */ member
371 …__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04… member
389 …__IO uint32_t CSR; /*!< RCC clock control & status register, Addres… member
A Dstm32f071xb.h185 …__IO uint16_t CSR; /*!< COMP control and status register, … member
190 …__IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several … member
196 __IO uint32_t CSR; /*!< Kept for legacy purpose. Use structure 'COMP_Common_TypeDef'. */ member
392 …__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04… member
410 …__IO uint32_t CSR; /*!< RCC clock control & status register, Addres… member
A Dstm32f072xb.h246 …__IO uint16_t CSR; /*!< COMP control and status register, … member
251 …__IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several … member
257 __IO uint32_t CSR; /*!< Kept for legacy purpose. Use structure 'COMP_Common_TypeDef'. */ member
453 …__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04… member
471 …__IO uint32_t CSR; /*!< RCC clock control & status register, Addres… member
A Dstm32f078xx.h246 …__IO uint16_t CSR; /*!< COMP control and status register, … member
251 …__IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several … member
257 __IO uint32_t CSR; /*!< Kept for legacy purpose. Use structure 'COMP_Common_TypeDef'. */ member
453 …__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04… member
471 …__IO uint32_t CSR; /*!< RCC clock control & status register, Addres… member
A Dstm32f091xc.h245 …__IO uint16_t CSR; /*!< COMP control and status register, … member
250 …__IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several … member
256 __IO uint32_t CSR; /*!< Kept for legacy purpose. Use structure 'COMP_Common_TypeDef'. */ member
456 …__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04… member
474 …__IO uint32_t CSR; /*!< RCC clock control & status register, Addres… member
A Dstm32f098xx.h245 …__IO uint16_t CSR; /*!< COMP control and status register, … member
250 …__IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several … member
256 __IO uint32_t CSR; /*!< Kept for legacy purpose. Use structure 'COMP_Common_TypeDef'. */ member
456 …__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04… member
474 …__IO uint32_t CSR; /*!< RCC clock control & status register, Addres… member
A Dstm32f030x6.h311 …__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04… member
329 …__IO uint32_t CSR; /*!< RCC clock control & status register, Addres… member
A Dstm32f030x8.h317 …__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04… member
335 …__IO uint32_t CSR; /*!< RCC clock control & status register, Addres… member
A Dstm32f070x6.h313 …__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04… member
331 …__IO uint32_t CSR; /*!< RCC clock control & status register, Addres… member
A Dstm32f070xb.h322 …__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04… member
340 …__IO uint32_t CSR; /*!< RCC clock control & status register, Addres… member
A Dstm32f030xc.h323 …__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04… member
341 …__IO uint32_t CSR; /*!< RCC clock control & status register, Addres… member
A Dstm32f031x6.h313 …__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04… member
331 …__IO uint32_t CSR; /*!< RCC clock control & status register, Addres… member
A Dstm32f038xx.h312 …__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04… member
330 …__IO uint32_t CSR; /*!< RCC clock control & status register, Addres… member
A Dstm32f048xx.h403 …__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04… member
421 …__IO uint32_t CSR; /*!< RCC clock control & status register, Addres… member
A Dstm32f042x6.h403 …__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04… member
421 …__IO uint32_t CSR; /*!< RCC clock control & status register, Addres… member
/lk-master/external/platform/stm32f4xx/STM32F4xx_StdPeriph_Driver/CMSIS/
A Dstm32f4xx.h645 …__IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base … member
1235 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */ member
1270 …__IO uint32_t CSR; /*!< RCC clock control & status register, Add… member
1418 __IO uint32_t CSR; /*!< Channel Status register, Address offset: 0x14 */ member
1457 __IO uint32_t CSR; /*!< Channel Status register, Address offset: 0x14 */ member
1597 …__IO uint32_t CSR[54]; /*!< HASH context swap registers, Address offset: 0x0F8-0x1CC */ member
/lk-master/external/platform/stm32f2xx/STM32F2xx_StdPeriph_Driver/CMSIS/
A Dstm32f2xx.h334 …__IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base … member
730 __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */ member
765 …__IO uint32_t CSR; /*!< RCC clock control & status register, Add… member
991 __IO uint32_t CSR[51]; /*!< HASH context swap registers, Address offset: 0x0F8-0x1C0 */ member
/lk-master/external/platform/stm32f1xx/STM32F10x_StdPeriph_Driver/CMSIS/
A Dstm32f10x.h584 __IO uint16_t CSR; member
729 __IO uint32_t CSR; member
1056 __IO uint32_t CSR; member
1074 __IO uint32_t CSR; member
/lk-master/external/platform/stm32f7xx/STM32F7xx_HAL_Driver/CMSIS/
A Dstm32f756xx.h230 …__IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base … member
721 …__IO uint32_t CSR; /*!< RCC clock control & status register, Add… member
820 __IO uint32_t CSR; /*!< Channel Status register, Address offset: 0x14 */ member
1020 …__IO uint32_t CSR[54]; /*!< HASH context swap registers, Address offset: 0x0F8-0x1CC */ member
A Dstm32f745xx.h227 …__IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base … member
671 …__IO uint32_t CSR; /*!< RCC clock control & status register, Add… member
770 __IO uint32_t CSR; /*!< Channel Status register, Address offset: 0x14 */ member
A Dstm32f746xx.h229 …__IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base … member
720 …__IO uint32_t CSR; /*!< RCC clock control & status register, Add… member
819 __IO uint32_t CSR; /*!< Channel Status register, Address offset: 0x14 */ member

Completed in 938 milliseconds