| /arm-trusted-firmware-2.8.0/plat/brcm/board/stingray/include/ |
| A D | scp_utils.h | 20 #define SCP_READ_CFG(cfg) mmio_read_32(CRMU_CFG_BASE + \ argument
22 #define SCP_WRITE_CFG(cfg, value) mmio_write_32(CRMU_CFG_BASE + \ argument
25 #define SCP_READ_CFG16(cfg) mmio_read_16(CRMU_CFG_BASE + \ argument
27 #define SCP_WRITE_CFG16(cfg, value) mmio_write_16(CRMU_CFG_BASE + \ argument
30 #define SCP_READ_CFG8(cfg) mmio_read_8(CRMU_CFG_BASE + \ argument
32 #define SCP_WRITE_CFG8(cfg, value) mmio_write_8(CRMU_CFG_BASE + \ argument
|
| /arm-trusted-firmware-2.8.0/include/common/ |
| A D | interrupt_props.h | 13 #define INTR_PROP_DESC(num, pri, grp, cfg) \ argument
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/drivers/cpu_pm/cpcv3_2/ |
| A D | mt_cpu_pm_cpc.c | 148 static void mtk_cpc_config(unsigned int cfg, unsigned int data) in mtk_cpc_config()
182 static unsigned int mtk_cpc_read_config(unsigned int cfg) in mtk_cpc_read_config()
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8195/drivers/mcdi/ |
| A D | mt_cpu_pm_cpc.c | 162 static void mtk_cpc_config(uint32_t cfg, uint32_t data) in mtk_cpc_config()
205 static uint32_t mtk_cpc_read_config(uint32_t cfg) in mtk_cpc_read_config()
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8186/drivers/mcdi/ |
| A D | mt_cpu_pm_cpc.c | 162 static void mtk_cpc_config(uint32_t cfg, uint32_t data) in mtk_cpc_config()
205 static uint32_t mtk_cpc_read_config(uint32_t cfg) in mtk_cpc_read_config()
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8192/drivers/mcdi/ |
| A D | mt_cpu_pm_cpc.c | 162 static void mtk_cpc_config(uint32_t cfg, uint32_t data) in mtk_cpc_config()
205 static uint32_t mtk_cpc_read_config(uint32_t cfg) in mtk_cpc_read_config()
|
| /arm-trusted-firmware-2.8.0/drivers/st/clk/ |
| A D | clk-stm32-core.c | 162 struct clk_gate_cfg *cfg = clk->clock_cfg; in clk_gate_enable() local
172 struct clk_gate_cfg *cfg = clk->clock_cfg; in clk_gate_disable() local
180 struct clk_gate_cfg *cfg = clk->clock_cfg; in clk_gate_is_enabled() local
833 struct clk_stm32_gate_cfg *cfg = clk->clock_cfg; in clk_stm32_gate_enable() local
850 struct clk_stm32_gate_cfg *cfg = clk->clock_cfg; in clk_stm32_gate_disable() local
875 struct clk_stm32_gate_cfg *cfg = clk->clock_cfg; in clk_stm32_gate_is_enabled() local
894 const struct fixed_factor_cfg *cfg = clk->clock_cfg; in fixed_factor_recalc_rate() local
914 const struct clk_timer_cfg *cfg = clk->clock_cfg; in timer_recalc_rate() local
939 struct clk_stm32_fixed_rate_cfg *cfg = clk->clock_cfg; in clk_fixed_rate_recalc() local
|
| /arm-trusted-firmware-2.8.0/plat/nvidia/tegra/soc/t210/ |
| A D | plat_psci_handlers.c | 202 uint32_t cfg; in tegra_soc_pwr_domain_suspend() local
436 uint32_t cfg; in tegra_soc_pwr_domain_on_finish() local
|
| /arm-trusted-firmware-2.8.0/drivers/arm/gic/v3/ |
| A D | gicrv3_helpers.c | 130 void gicr_set_icfgr(uintptr_t base, unsigned int id, unsigned int cfg) in gicr_set_icfgr()
|
| A D | gicdv3_helpers.c | 22 void gicd_set_icfgr(uintptr_t base, unsigned int id, unsigned int cfg) in gicd_set_icfgr()
|
| /arm-trusted-firmware-2.8.0/plat/imx/imx8m/ddr/ |
| A D | dram.c | 65 struct dram_cfg_param *cfg = timing->ddrphy_cfg; in dram_phy_init() local
|
| /arm-trusted-firmware-2.8.0/drivers/st/bsec/ |
| A D | bsec2.c | 244 uint32_t bsec_set_config(struct bsec_config *cfg) in bsec_set_config()
293 uint32_t bsec_get_config(struct bsec_config *cfg) in bsec_get_config()
|
| /arm-trusted-firmware-2.8.0/drivers/arm/gic/v2/ |
| A D | gicv2_main.c | 553 void gicv2_interrupt_set_cfg(unsigned int id, unsigned int cfg) in gicv2_interrupt_set_cfg()
|
| A D | gicdv2_helpers.c | 327 void gicd_set_icfgr(uintptr_t base, unsigned int id, unsigned int cfg) in gicd_set_icfgr()
|
| /arm-trusted-firmware-2.8.0/drivers/mtd/nand/ |
| A D | spi_nand.c | 67 uint8_t cfg = spinand_dev.cfg_cache; in spi_nand_update_cfg() local
|
| /arm-trusted-firmware-2.8.0/include/plat/marvell/armada/a8k/common/ |
| A D | armada_common.h | 107 } cfg; member
|
| /arm-trusted-firmware-2.8.0/drivers/amlogic/crypto/ |
| A D | sha_dma.c | 20 uint32_t cfg; member
|
| /arm-trusted-firmware-2.8.0/drivers/marvell/comphy/ |
| A D | phy-comphy-3700.c | 616 uint32_t mask, data, cfg, ref_clk; in mvebu_a3700_comphy_usb3_power_on() local
|
| /arm-trusted-firmware-2.8.0/drivers/arm/gic/common/ |
| A D | gic_common.c | 329 void gicd_set_icfgr(uintptr_t base, unsigned int id, unsigned int cfg) in gicd_set_icfgr()
|
| /arm-trusted-firmware-2.8.0/include/drivers/brcm/emmc/ |
| A D | emmc_chal_sd.h | 165 struct sd_cfg cfg; /* SD configuration */ member
|
| /arm-trusted-firmware-2.8.0/plat/intel/soc/common/drivers/qspi/ |
| A D | cadence_qspi.c | 84 uint32_t cfg = mmio_read_32(CAD_QSPI_OFFSET + CAD_QSPI_CFG); in cad_qspi_timing_config() local
|
| /arm-trusted-firmware-2.8.0/plat/brcm/board/stingray/src/ |
| A D | iommu.c | 284 struct arm_smmu_cfg cfg[NUM_OF_SMRS]; member
|