/arm-trusted-firmware-2.8.0/plat/marvell/armada/common/ |
A D | marvell_ddr_info.c | 15 #define DRAM_CH0_MMAP_LOW_REG(iface, cs, base) \ argument 17 #define DRAM_CH0_MMAP_HIGH_REG(iface, cs, base) \ argument 29 #define DRAM_CS_ENABLED(iface, cs, base) \ argument 32 #define GET_DRAM_REGION_SIZE_CODE(iface, cs, base) \ argument 81 uint8_t cs, iface; in mvebu_get_dram_size() local
|
/arm-trusted-firmware-2.8.0/drivers/mtd/spi-mem/ |
A D | spi_mem.c | 27 unsigned int cs; member
|
/arm-trusted-firmware-2.8.0/drivers/brcm/spi/ |
A D | iproc_qspi.c | 29 int iproc_qspi_setup(uint32_t bus, uint32_t cs, uint32_t max_hz, uint32_t mode) in iproc_qspi_setup()
|
/arm-trusted-firmware-2.8.0/drivers/renesas/common/ddr/ddr_b/ |
A D | boot_init_dram.c | 2340 uint32_t ch, cs; in dbsc_regset_post() local 3253 uint32_t cs, slice; in wdqdm_clr1() local 3281 uint32_t cs, slice; in wdqdm_ana1() local 3393 uint32_t ch, cs, slice; in wdqdm_man1() local 3629 uint32_t cs, slice; in rdqdm_clr1() local 3668 uint32_t cs, slice; in rdqdm_ana1() local 4100 uint32_t ch, cs, slice; in adjust_wpath_latency() local 4133 uint32_t ch, cs; in rcar_dram_init() local
|
A D | boot_init_dram_regdef.h | 31 #define DBMEMCONF_VAL(ch, cs) (DBMEMCONF_REGD(DBMEMCONF_DENS(ch, cs))) argument
|
/arm-trusted-firmware-2.8.0/lib/debugfs/ |
A D | devfip.c | 191 chan_t cs; in fipread() local
|
/arm-trusted-firmware-2.8.0/plat/intel/soc/common/drivers/qspi/ |
A D | cadence_qspi.c | 99 int cad_qspi_stig_cmd_helper(int cs, uint32_t cmd) in cad_qspi_stig_cmd_helper() 500 void cad_qspi_set_chip_select(int cs) in cad_qspi_set_chip_select()
|
/arm-trusted-firmware-2.8.0/include/drivers/nxp/ddr/ |
A D | ddr.h | 54 } cs[MAX_CS_NUM]; member
|
/arm-trusted-firmware-2.8.0/drivers/st/spi/ |
A D | stm32_qspi.c | 337 static int stm32_qspi_claim_bus(unsigned int cs) in stm32_qspi_claim_bus()
|
/arm-trusted-firmware-2.8.0/plat/rockchip/rk3399/drivers/dram/ |
A D | dram_spec_timing.c | 130 uint32_t cs, ch; in get_max_die_capability() local
|
A D | dfs.c | 82 uint8_t channel, uint8_t cs) in get_cs_die_capability()
|
/arm-trusted-firmware-2.8.0/drivers/st/fmc/ |
A D | stm32_fmc2_nand.c | 149 struct stm32_fmc2_cs_reg cs[MAX_CS]; member
|
/arm-trusted-firmware-2.8.0/drivers/renesas/common/ |
A D | ddr_regs.h | 16 #define DBSC_DBMEMCONF(ch, cs) (0xE6790030U + 0x10U * (ch) + 0x04U * (cs)) argument
|
/arm-trusted-firmware-2.8.0/drivers/nxp/ddr/nxp-ddr/ |
A D | regs.c | 925 unsigned int cs; in cal_ddr_addr_dec() local
|