Home
last modified time | relevance | path

Searched defs:div (Results 1 – 12 of 12) sorted by relevance

/optee_os-3.20.0/core/drivers/clk/sam/
A Dat91_pll.c40 uint8_t div; member
65 uint8_t div = 0; in clk_pll_enable() local
117 uint32_t *div, uint32_t *mul, in clk_pll_get_best_div_mul()
232 uint32_t div = 1; in clk_pll_set_rate() local
A Dat91_master.c26 uint8_t div; member
49 uint8_t div = 1; in clk_master_div_get_rate() local
A Dat91_usb.c63 unsigned long div = 1; in at91sam9x5_clk_usb_set_rate() local
A Dat91_audio_pll.c46 #define AUDIO_PLL_QDPAD(qd, div) \ argument
67 uint8_t div; member
A Dat91_peripheral.c25 uint32_t div; member
A Dat91_programmable.c98 unsigned long div = parent_rate / rate; in clk_programmable_set_rate() local
A Dat91_generated.c92 uint32_t div = 1; in clk_generated_set_rate() local
/optee_os-3.20.0/core/drivers/clk/
A Dclk-stm32-core.c162 unsigned int div) in _get_table_val()
193 unsigned int div, unsigned long flags, in _get_val()
212 unsigned int div) in _is_valid_table_div()
224 unsigned int div, unsigned long flags) in _is_valid_div()
239 unsigned int div = 0U; in divider_get_val() local
291 unsigned int div = 0U; in stm32_div_get_rate() local
A Dclk-stm32-core.h26 unsigned int div; member
46 const struct div_cfg *div; member
58 unsigned int div; member
A Dclk-stm32mp13.c77 uint32_t div; member
/optee_os-3.20.0/core/drivers/
A Dimx_i2c.c199 uint32_t div = (I2C_CLK_RATE + bps - 1) / bps; in i2c_set_prescaler() local
/optee_os-3.20.0/core/include/dt-bindings/clock/
A Dstm32mp13-clksrc.h67 #define DIV(div_id, div) ((CMD_DIV << CMD_SHIFT) |\ argument

Completed in 18 milliseconds