Home
last modified time | relevance | path

Searched defs:domain (Results 1 – 10 of 10) sorted by relevance

/arm-trusted-firmware-2.8.0/plat/mediatek/drivers/emi_mpu/mt8188/
A Demi_mpu_priv.h21 #define EMI_MPU_CTRL_D(domain) (EMI_MPU_CTRL_D0 + (domain * 4)) argument
23 #define EMI_RG_MASK_D(domain) (EMI_RG_MASK_D0 + (domain * 4)) argument
34 #define SUB_EMI_MPU_CTRL_D(domain) (SUB_EMI_MPU_CTRL_D0 + (domain * 4)) argument
36 #define SUB_EMI_RG_MASK_D(domain) (SUB_EMI_RG_MASK_D0 + (domain * 4)) argument
/arm-trusted-firmware-2.8.0/plat/mediatek/mt8195/drivers/apusys/
A Dapupwr_clkctl.c115 int32_t apupwr_smc_acc_set_parent(uint32_t freq, uint32_t domain) in apupwr_smc_acc_set_parent()
200 int32_t apupwr_smc_pll_set_rate(uint32_t freq, bool div2, uint32_t domain) in apupwr_smc_pll_set_rate()
A Dapupll.c90 static int32_t vd2pllidx(enum dvfs_voltage_domain domain) in vd2pllidx()
507 int32_t anpu_pll_set_rate(enum dvfs_voltage_domain domain, in anpu_pll_set_rate()
/arm-trusted-firmware-2.8.0/plat/mediatek/mt8195/drivers/emi_mpu/
A Demi_mpu.h23 #define EMI_MPU_CTRL_D(domain) (EMI_MPU_CTRL_D0 + (domain * 4)) argument
25 #define EMI_RG_MASK_D(domain) (EMI_RG_MASK_D0 + (domain * 4)) argument
38 #define SUB_EMI_MPU_CTRL_D(domain) (SUB_EMI_MPU_CTRL_D0 + (domain * 4)) argument
40 #define SUB_EMI_RG_MASK_D(domain) (SUB_EMI_RG_MASK_D0 + (domain * 4)) argument
/arm-trusted-firmware-2.8.0/plat/mediatek/mt8186/drivers/emi_mpu/
A Demi_mpu.h23 #define EMI_MPU_CTRL_D(domain) (EMI_MPU_CTRL_D0 + (domain * 4)) argument
25 #define EMI_RG_MASK_D(domain) (EMI_RG_MASK_D0 + (domain * 4)) argument
38 #define SUB_EMI_MPU_CTRL_D(domain) (SUB_EMI_MPU_CTRL_D0 + (domain * 4)) argument
40 #define SUB_EMI_RG_MASK_D(domain) (SUB_EMI_RG_MASK_D0 + (domain * 4)) argument
/arm-trusted-firmware-2.8.0/plat/mediatek/mt8192/drivers/emi_mpu/
A Demi_mpu.h51 #define EMI_MPU_CTRL_D(domain) (EMI_MPU_CTRL_D0 + domain * 4) argument
53 #define EMI_RG_MASK_D(domain) (EMI_RG_MASK_D0 + domain * 4) argument
/arm-trusted-firmware-2.8.0/plat/mediatek/mt8183/drivers/devapc/
A Ddevapc.c32 static void set_master_domain(uint32_t master_index, enum MASK_DOM domain) in set_master_domain()
/arm-trusted-firmware-2.8.0/plat/mediatek/drivers/cpu_pm/cpcv3_2/
A Dmt_cpu_pm.c337 static unsigned int cpupm_get_pstate(enum mt_cpupm_pwr_domain domain, in cpupm_get_pstate()
/arm-trusted-firmware-2.8.0/plat/mediatek/lib/pm/armv8_2/
A Dpwr_ctrl.c80 static unsigned int get_mediatek_pstate(unsigned int domain, unsigned int psci_state, in get_mediatek_pstate()
/arm-trusted-firmware-2.8.0/plat/ti/k3/common/drivers/ti_sci/
A Dti_sci_protocol.h109 uint8_t domain; member

Completed in 23 milliseconds