Home
last modified time | relevance | path

Searched refs:CLK (Results 1 – 6 of 6) sorted by relevance

/AliOS-Things-master/components/mbedtls/library/
A Dhavege.c88 IN = (*A >> (1)) ^ (*A << (31)) ^ CLK; \
89 *A = (*B >> (2)) ^ (*B << (30)) ^ CLK; \
91 *C = (*C >> (3)) ^ (*C << (29)) ^ CLK; \
92 *D = (*D >> (4)) ^ (*D << (28)) ^ CLK; \
101 IN = (*A >> (5)) ^ (*A << (27)) ^ CLK; \
102 *A = (*B >> (6)) ^ (*B << (26)) ^ CLK; \
104 *C = (*C >> (7)) ^ (*C << (25)) ^ CLK; \
105 *D = (*D >> (8)) ^ (*D << (24)) ^ CLK; \
132 IN = (*A >> ( 9)) ^ (*A << (23)) ^ CLK; \
133 *A = (*B >> (10)) ^ (*B << (22)) ^ CLK; \
[all …]
/AliOS-Things-master/hardware/chip/rtl872xd/sdk/component/soc/realtek/amebad/fwlib/include/
A Drtl8721d_adc.h206 #define IS_ADC_SAMPLE_CLK(CLK) (((CLK) == ADC_CLK_DIV_12) || \ argument
207 ((CLK) == ADC_CLK_DIV_16) || \
208 ((CLK) == ADC_CLK_DIV_32) || \
209 ((CLK) == ADC_CLK_DIV_64))
A Drtl8721d_uart.h451 #define IS_UART_RX_CLK(CLK) (((CLK) == UART_RX_CLK_XTAL_40M) || \ argument
452 ((CLK) == UART_RX_CLK_XTAL_LP) || \
453 ((CLK) == UART_RX_CLK_OSC_LP))
A Drtl8721d_qdec.h150 #define IS_QD_SYS_CLK(CLK) (((CLK) == QD_SYS_CLK_32K) || \ argument
151 ((CLK) == QD_SYS_CLK_2M))
/AliOS-Things-master/components/drivers/peripheral/i2c/
A DREADME.md14 > I2C VFS驱动子系统内部会将open/close/ioctl请求转换成对应硬件的HAL层接口调用,通过HAL层接口控制主控芯片对I2C控制器的参数(从设备地址、CLK等)的设定或发起I2C …
/AliOS-Things-master/components/trace/
A DREADME.md80 | 41 | SWCLK | CLK | 9 |

Completed in 14 milliseconds