Searched refs:FLASH_rd_dummy_cyle (Results 1 – 3 of 3) sorted by relevance
98 RRAM->FLASH_rd_dummy_cyle0 = flash_init_para.FLASH_rd_dummy_cyle[0]; in flash_calibration_backup()99 RRAM->FLASH_rd_dummy_cyle1 = flash_init_para.FLASH_rd_dummy_cyle[1]; in flash_calibration_backup()292 tmp_dc = flash_init_para.FLASH_rd_dummy_cyle[2]; in flash_rx_mode_switch()293 flash_init_para.FLASH_rd_dummy_cyle[2] -= QUAD_PRM_CYCLE_NUM; in flash_rx_mode_switch()302 flash_init_para.FLASH_rd_dummy_cyle[2] = FLASH_DM_CYCLE_4O; in flash_rx_mode_switch()303 tmp_dc = flash_init_para.FLASH_rd_dummy_cyle[2]; in flash_rx_mode_switch()312 tmp_dc = flash_init_para.FLASH_rd_dummy_cyle[1]; in flash_rx_mode_switch()313 flash_init_para.FLASH_rd_dummy_cyle[1] -= DUAL_PRM_CYCLE_NUM; in flash_rx_mode_switch()322 flash_init_para.FLASH_rd_dummy_cyle[1] = FLASH_DM_CYCLE_2O; in flash_rx_mode_switch()323 tmp_dc = flash_init_para.FLASH_rd_dummy_cyle[1]; in flash_rx_mode_switch()[all …]
100 FLASH_InitStruct->FLASH_rd_dummy_cyle[0] = 0; in flash_init_userdef()101 FLASH_InitStruct->FLASH_rd_dummy_cyle[1] = 0x04; in flash_init_userdef()102 FLASH_InitStruct->FLASH_rd_dummy_cyle[2] = 0x06; in flash_init_userdef()
134 u8 FLASH_rd_dummy_cyle[3]; /*!< Specifies the read dummy cycle of different bitmode according to member
Completed in 5 milliseconds