Searched refs:INTERRUPT_ENABLE (Results 1 – 4 of 4) sorted by relevance
75 USIx->INTERRUPT_ENABLE = 0x00000000; in USI_UARTDeInit()142 USIx->INTERRUPT_ENABLE = 0x00000000; in USI_UARTInit()707 USIx->INTERRUPT_ENABLE |= USI_UARTIT; in USI_UARTINTConfig()710 USIx->INTERRUPT_ENABLE &= (u32)~USI_UARTIT; in USI_UARTINTConfig()
141 usi_dev->INTERRUPT_ENABLE = USI_SSI_InitStruct->USI_SPI_InterruptMask & USI_SPI_INTERRUPT_MASK; in USI_SSI_Init()273 usi_dev->INTERRUPT_ENABLE |= USI_SSI_IT; in USI_SSI_INTConfig()276 usi_dev->INTERRUPT_ENABLE &= ~USI_SSI_IT; in USI_SSI_INTConfig()
375 u32 TempVal = USIx->INTERRUPT_ENABLE; in USI_I2C_INTConfig()386 USIx->INTERRUPT_ENABLE = TempVal; in USI_I2C_INTConfig()
527 __IO u32 INTERRUPT_ENABLE; /*!< USI interrupt enable register, Address offset: 0X40*/ member
Completed in 16 milliseconds