Home
last modified time | relevance | path

Searched refs:DTCR0 (Results 1 – 2 of 2) sorted by relevance

/SCP-firmware-master/product/synquacer/module/synquacer_memc/src/
A Dddr_init.c691 REG_DDRPHY_CONFIG->DTCR0 = 0x8000B0C7; in ddr_init_phy0_mp()
945 REG_DDRPHY_CONFIG->DTCR0 = in ddr_init_phy0_mp()
946 (REG_DDRPHY_CONFIG->DTCR0 & 0xFFFF3FFF) | 0x00004000; // DBI de-skew in ddr_init_phy0_mp()
1291 REG_DDRPHY_CONFIG->DTCR0 = in ddr_init_train_mp()
1292 (REG_DDRPHY_CONFIG->DTCR0 & 0x0FFFFFFF) | 0x00000000; in ddr_init_train_mp()
1317 REG_DDRPHY_CONFIG->DTCR0 = in ddr_init_train_mp()
1318 (REG_DDRPHY_CONFIG->DTCR0 & 0x0FFFFFFF) | 0x80000000; in ddr_init_train_mp()
/SCP-firmware-master/product/synquacer/module/synquacer_memc/include/internal/
A Dreg_DDRPHY_CONFIG.h142 uint32_t DTCR0; // 0x080 member

Completed in 12 milliseconds