Searched refs:DX4GCR5 (Results 1 – 2 of 2) sorted by relevance

/SCP-firmware-master/product/synquacer/module/synquacer_memc/src/
A D	ddr_init.c	861 REG_DDRPHY_CONFIG->DX4GCR5 = 0x2B2B2B2B; in ddr_init_phy0_mp() 863 REG_DDRPHY_CONFIG->DX4GCR5 = 0x3A3A3A3A; in ddr_init_phy0_mp() 867 REG_DDRPHY_CONFIG->DX4GCR5 = 0x32323232; in ddr_init_phy0_mp()
/SCP-firmware-master/product/synquacer/module/synquacer_memc/include/internal/
A D	reg_DDRPHY_CONFIG.h	723 uint32_t DX4GCR5; // 0x2C5 member

Completed in 13 milliseconds

Last Index update Sun Aug 20 00:18:20 CST 2023