Home
last modified time | relevance | path

Searched refs:PLL_IDX_HDLCD (Results 1 – 2 of 2) sorted by relevance

/SCP-firmware-master/product/juno/module/juno_hdlcd/src/
A Dmod_juno_hdlcd.c122 SCC->PLL[PLL_IDX_HDLCD].REG1 = in enable_pll()
124 SCC->PLL[PLL_IDX_HDLCD].REG0 = in enable_pll()
247 SCC->PLL[PLL_IDX_HDLCD].REG0 = (PLL_REG0_PLL_RESET | PLL_REG0_HARD_BYPASS); in juno_hdlcd_set_rate()
450 nf = ((SCC->PLL[PLL_IDX_HDLCD].REG0 & PLL_REG0_NF) >> PLL_REG0_NF_POS) + 1; in juno_hdlcd_start()
451 nr = ((SCC->PLL[PLL_IDX_HDLCD].REG1 & PLL_REG1_NR) >> PLL_REG1_NR_POS) + 1; in juno_hdlcd_start()
452 od = ((SCC->PLL[PLL_IDX_HDLCD].REG1 & PLL_REG1_OD) >> PLL_REG1_OD_POS) + 1; in juno_hdlcd_start()
/SCP-firmware-master/product/juno/include/
A Djuno_scc.h25 PLL_IDX_HDLCD, enumerator

Completed in 3 milliseconds