| /SCP-firmware-master/module/gtimer/src/ |
| A D | mod_gtimer.c | 35 struct cntcontrol_reg *control; member
200 ctx->config->control == 0 || in gtimer_device_init()
209 ctx->control = (struct cntcontrol_reg *)ctx->config->control; in gtimer_device_init()
242 ctx->control->CR &= ~CNTCONTROL_CR_EN; in gtimer_control_init()
243 ctx->control->FID0 = ctx->config->frequency; in gtimer_control_init()
244 ctx->control->CR |= CNTCONTROL_CR_FCREQ | CNTCONTROL_CR_EN; in gtimer_control_init()
|
| /SCP-firmware-master/module/gtimer/include/ |
| A D | mod_gtimer.h | 42 uintptr_t control; member
|
| /SCP-firmware-master/product/rdn1e1/scp_romfw/ |
| A D | config_gtimer.c | 27 .control = SCP_REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/juno/scp_romfw_bypass/ |
| A D | config_timer.c | 24 .control = REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/juno/scp_romfw/ |
| A D | config_timer.c | 24 .control = REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/sgi575/scp_romfw/ |
| A D | config_gtimer.c | 27 .control = SCP_REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/rdv1/mcp_ramfw/ |
| A D | config_gtimer.c | 27 .control = MCP_REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/rdv1mc/mcp_ramfw/ |
| A D | config_gtimer.c | 27 .control = MCP_REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/sgi575/mcp_ramfw/ |
| A D | config_gtimer.c | 27 .control = MCP_REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/rdn1e1/mcp_ramfw/ |
| A D | config_gtimer.c | 27 .control = MCP_REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/rdn2/mcp_ramfw/ |
| A D | config_gtimer.c | 27 .control = MCP_REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/rdn2/scp_ramfw/ |
| A D | config_gtimer.c | 27 .control = SCP_REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/rdv1/scp_ramfw/ |
| A D | config_gtimer.c | 28 .control = SCP_REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/rdv1mc/scp_ramfw/ |
| A D | config_gtimer.c | 28 .control = SCP_REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/tc0/scp_ramfw/ |
| A D | config_gtimer.c | 27 .control = SCP_REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/tc0/scp_romfw/ |
| A D | config_gtimer.c | 27 .control = SCP_REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/tc1/scp_ramfw/ |
| A D | config_gtimer.c | 27 .control = SCP_REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/tc1/scp_romfw/ |
| A D | config_gtimer.c | 27 .control = SCP_REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/tc2/scp_ramfw/ |
| A D | config_gtimer.c | 27 .control = SCP_REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/tc2/scp_romfw/ |
| A D | config_gtimer.c | 27 .control = SCP_REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/module/thermal_mgmt/doc/ |
| A D | thermal_mgmt.md | 14 With a closed control loop and by intelligently dividing the power among actors,
33 Integral) control loop and the power divider.
48 control temp | |
56 The control loop reacts to temperature deviations from the control settings and
104 - run the PI control and update the total available power
122 ### Global PI control tunings
127 control a refresh rate at 100ms (= 5 * 20).
140 The control temperature for the platform. Above this temperature the Thermal
146 below the control.
155 below control temperature)
[all …]
|
| /SCP-firmware-master/product/morello/scp_ramfw_fvp/ |
| A D | config_timer.c | 31 .control = SCP_REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/sgm776/scp_romfw/ |
| A D | config_timer.c | 30 .control = REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/sgm775/scp_romfw/ |
| A D | config_timer.c | 30 .control = REFCLK_CNTCONTROL_BASE,
|
| /SCP-firmware-master/product/n1sdp/scp_ramfw/ |
| A D | config_timer.c | 32 .control = SCP_REFCLK_CNTCONTROL_BASE,
|