Home
last modified time | relevance | path

Searched refs:APU_ACC_CONFG_SET0 (Results 1 – 2 of 2) sorted by relevance

/arm-trusted-firmware-2.8.0/plat/mediatek/mt8195/drivers/apusys/
A Dapupwr_clkctl.c34 APU_ACC_CONFG_SET0, APU_ACC_CONFG_SET7
49 { APU_ACC_CONFG_SET0, BIT(BIT_SEL_APU) },
51 { APU_ACC_CONFG_SET0, BIT(BIT_SEL_APU_DIV2) },
235 acc_set0 = APU_ACC_CONFG_SET0; in apupwr_smc_pll_set_rate()
A Dapupwr_clkctl_def.h158 #define APU_ACC_CONFG_SET0 (APU_ACC_BASE + 0x000) macro

Completed in 4 milliseconds