Home
last modified time | relevance | path

Searched refs:APU_ACC_CONFG_SET1 (Results 1 – 2 of 2) sorted by relevance

/arm-trusted-firmware-2.8.0/plat/mediatek/mt8195/drivers/apusys/
A Dapupwr_clkctl.c32 APU_ACC_CONFG_SET1, APU_ACC_CONFG_SET2,
55 { APU_ACC_CONFG_SET1, BIT(BIT_SEL_APU) },
57 { APU_ACC_CONFG_SET1, BIT(BIT_SEL_APU_DIV2) },
227 acc_set0 = APU_ACC_CONFG_SET1; in apupwr_smc_pll_set_rate()
A Dapupwr_clkctl_def.h159 #define APU_ACC_CONFG_SET1 (APU_ACC_BASE + 0x004) macro

Completed in 3 milliseconds