Home
last modified time | relevance | path

Searched refs:BIT_32 (Results 1 – 25 of 25) sorted by relevance

/arm-trusted-firmware-2.8.0/plat/qti/msm8916/
A Dmsm8916_cpu_boot.c17 #define CPU_PWR_CTL_CLAMP BIT_32(0)
18 #define CPU_PWR_CTL_CORE_MEM_CLAMP BIT_32(1)
19 #define CPU_PWR_CTL_L1_RST_DIS BIT_32(2)
20 #define CPU_PWR_CTL_CORE_MEM_HS BIT_32(3)
21 #define CPU_PWR_CTL_CORE_RST BIT_32(4)
22 #define CPU_PWR_CTL_COREPOR_RST BIT_32(5)
23 #define CPU_PWR_CTL_GATE_CLK BIT_32(6)
24 #define CPU_PWR_CTL_CORE_PWRD_UP BIT_32(7)
26 #define APC_PWR_GATE_CTL_GHDS_EN BIT_32(0)
A Dmsm8916_bl31_setup.c54 #define CLK_ENABLE BIT_32(0)
55 #define CLK_OFF BIT_32(31)
65 #define BLSP1_AHB_CLK_ENA BIT_32(10)
123 mmio_write_32(APCS_QTMR + CNTNSAR, BIT_32(CNTNSAR_NS_SHIFT(0))); in msm8916_configure_timer()
125 BIT_32(CNTACR_RPCT_SHIFT) | BIT_32(CNTACR_RVCT_SHIFT) | in msm8916_configure_timer()
126 BIT_32(CNTACR_RFRQ_SHIFT) | BIT_32(CNTACR_RVOFF_SHIFT) | in msm8916_configure_timer()
127 BIT_32(CNTACR_RWVT_SHIFT) | BIT_32(CNTACR_RWPT_SHIFT)); in msm8916_configure_timer()
135 #define APCS_GLB_SECURE_STS_NS BIT_32(0)
136 #define APCS_GLB_SECURE_PWR_NS BIT_32(1)
138 #define REMAP_EN BIT_32(0)
[all …]
/arm-trusted-firmware-2.8.0/include/drivers/arm/fvp/
A Dfvp_pwrc.h17 #define PWKUPR_WEN BIT_32(31)
19 #define PSYSR_AFF_L2 BIT_32(31)
20 #define PSYSR_AFF_L1 BIT_32(30)
21 #define PSYSR_AFF_L0 BIT_32(29)
22 #define PSYSR_WEN BIT_32(28)
23 #define PSYSR_PC BIT_32(27)
24 #define PSYSR_PP BIT_32(26)
/arm-trusted-firmware-2.8.0/include/drivers/arm/
A Dgicv3.h134 #define CTLR_ARE_S_BIT BIT_32(CTLR_ARE_S_SHIFT)
136 #define CTLR_DS_BIT BIT_32(CTLR_DS_SHIFT)
209 #define GICR_CTLR_EN_LPIS_BIT BIT_32(0)
218 #define WAKER_CA_BIT BIT_32(WAKER_CA_SHIFT)
219 #define WAKER_PS_BIT BIT_32(WAKER_PS_SHIFT)
277 #define ICC_SRE_EN_BIT BIT_32(3)
278 #define ICC_SRE_DIB_BIT BIT_32(2)
279 #define ICC_SRE_DFB_BIT BIT_32(1)
280 #define ICC_SRE_SRE_BIT BIT_32(0)
342 #define GITS_CTLR_ENABLED_BIT BIT_32(0)
[all …]
A Dgicv2.h82 #define EOI_MODE_NS BIT_32(10)
83 #define EOI_MODE_S BIT_32(9)
84 #define IRQ_BYP_DIS_GRP1 BIT_32(8)
85 #define FIQ_BYP_DIS_GRP1 BIT_32(7)
86 #define IRQ_BYP_DIS_GRP0 BIT_32(6)
87 #define FIQ_BYP_DIS_GRP0 BIT_32(5)
88 #define CBPR BIT_32(4)
90 #define FIQ_EN_BIT BIT_32(FIQ_EN_SHIFT)
91 #define ACK_CTL BIT_32(2)
125 #define CTLR_ENABLE_G1_BIT BIT_32(CTLR_ENABLE_G1_SHIFT)
A Dcci.h70 #define DVM_EN_BIT BIT_32(1)
71 #define SNOOP_EN_BIT BIT_32(0)
72 #define SUPPORT_SNOOPS BIT_32(30)
73 #define SUPPORT_DVM BIT_32(31)
76 #define CHANGE_PENDING_BIT BIT_32(0)
A Dtzc380.h45 #define SPECULATION_CTRL_WRITE_DISABLE BIT_32(1)
46 #define SPECULATION_CTRL_READ_DISABLE BIT_32(0)
60 #define TZC_SP_NS_W BIT_32(0)
61 #define TZC_SP_NS_R BIT_32(1)
62 #define TZC_SP_S_W BIT_32(2)
63 #define TZC_SP_S_R BIT_32(3)
A Dtzc400.h47 #define SPECULATION_CTRL_WRITE_DISABLE BIT_32(1)
48 #define SPECULATION_CTRL_READ_DISABLE BIT_32(0)
A Dgic_common.h62 #define CTLR_ENABLE_G0_BIT BIT_32(CTLR_ENABLE_G0_SHIFT)
/arm-trusted-firmware-2.8.0/include/plat/arm/board/common/
A Dv2m_def.h30 #define V2M_CFGCTRL_START BIT_32(31)
31 #define V2M_CFGCTRL_RW BIT_32(30)
103 #define V2M_SP810_CTRL_TIM0_SEL BIT_32(15)
104 #define V2M_SP810_CTRL_TIM1_SEL BIT_32(17)
105 #define V2M_SP810_CTRL_TIM2_SEL BIT_32(19)
106 #define V2M_SP810_CTRL_TIM3_SEL BIT_32(21)
/arm-trusted-firmware-2.8.0/services/std_svc/sdei/
A Dsdei_private.h100 return ((map->map_flags & BIT_32(SDEI_MAPF_PRIVATE_SHIFT_)) != 0U); in is_event_private()
110 return ((map->map_flags & BIT_32(SDEI_MAPF_CRITICAL_SHIFT_)) != 0U); in is_event_critical()
120 return ((map->map_flags & BIT_32(SDEI_MAPF_SIGNALABLE_SHIFT_)) != 0U); in is_event_signalable()
125 return ((map->map_flags & BIT_32(SDEI_MAPF_DYNAMIC_SHIFT_)) != 0U); in is_map_dynamic()
136 return ((map->map_flags & BIT_32(SDEI_MAPF_BOUND_SHIFT_)) != 0U); in is_map_bound()
141 map->map_flags |= BIT_32(SDEI_MAPF_BOUND_SHIFT_); in set_map_bound()
146 return ((map->map_flags & BIT_32(SDEI_MAPF_EXPLICIT_SHIFT_)) != 0U); in is_map_explicit()
151 map->map_flags &= ~BIT_32(SDEI_MAPF_BOUND_SHIFT_); in clr_map_bound()
181 return ((se->state & BIT_32(bit_no)) != 0U); in get_ev_state_bit()
186 se->state &= ~BIT_32(bit_no); in clr_ev_state_bit()
/arm-trusted-firmware-2.8.0/plat/arm/board/fvp_r/
A Dfvp_r_def.h98 #define FVP_R_SP810_CTRL_TIM0_OV BIT_32(16)
99 #define FVP_R_SP810_CTRL_TIM1_OV BIT_32(18)
100 #define FVP_R_SP810_CTRL_TIM2_OV BIT_32(20)
101 #define FVP_R_SP810_CTRL_TIM3_OV BIT_32(22)
/arm-trusted-firmware-2.8.0/plat/allwinner/sun50i_a64/
A Dsunxi_power.c46 mmio_clrbits_32(SUNXI_CCU_BASE + 0x2c0, ~BIT_32(14)); in sunxi_turn_off_soc()
47 mmio_clrbits_32(SUNXI_CCU_BASE + 0x60, ~BIT_32(14)); in sunxi_turn_off_soc()
53 mmio_clrbits_32(SUNXI_CCU_BASE + 0x68, ~(BIT_32(5))); in sunxi_turn_off_soc()
61 mmio_clrbits_32(SUNXI_CCU_BASE + 0x2c0, BIT_32(14)); in sunxi_turn_off_soc()
62 mmio_clrbits_32(SUNXI_CCU_BASE + 0x60, BIT_32(14)); in sunxi_turn_off_soc()
238 code[0] = (code[0] & ~0xffff) | BIT_32(core); in sunxi_cpu_power_off_self()
/arm-trusted-firmware-2.8.0/plat/arm/board/fvp/
A Dfvp_def.h122 #define FVP_SP810_CTRL_TIM0_OV BIT_32(16)
123 #define FVP_SP810_CTRL_TIM1_OV BIT_32(18)
124 #define FVP_SP810_CTRL_TIM2_OV BIT_32(20)
125 #define FVP_SP810_CTRL_TIM3_OV BIT_32(22)
/arm-trusted-firmware-2.8.0/drivers/arm/gic/v3/
A Dgic600_multichip_private.h22 #define GICD_DCHIPR_PUP_BIT BIT_32(0)
23 #define GICD_CHIPSR_RTS_MASK (BIT_32(4) | BIT_32(5))
A Dgicv3_main.c1122 tgt = BIT_32(aff0); in gicv3_raise_sgi()
/arm-trusted-firmware-2.8.0/drivers/arm/tzc/
A Dtzc400.c77 mmio_write_32(base + INT_CLEAR, BIT_32(filter)); in _tzc400_clear_it()
82 return mmio_read_32(base + INT_STATUS) & BIT_32(filter); in _tzc400_get_int_by_filter()
123 if (((control_fail & BIT_32(FAIL_CONTROL_NS_SHIFT)) >> FAIL_CONTROL_NS_SHIFT) == in _tzc400_dump_fail_filter()
130 if (((control_fail & BIT_32(FAIL_CONTROL_PRIV_SHIFT)) >> FAIL_CONTROL_PRIV_SHIFT) == in _tzc400_dump_fail_filter()
137 if (((control_fail & BIT_32(FAIL_CONTROL_DIR_SHIFT)) >> FAIL_CONTROL_DIR_SHIFT) == in _tzc400_dump_fail_filter()
/arm-trusted-firmware-2.8.0/drivers/scmi-msg/
A Dsmt.c47 #define SMT_STATUS_FREE BIT_32(0)
49 #define SMT_STATUS_ERROR BIT_32(1)
52 #define SMT_FLAG_INTR_ENABLED BIT_32(1)
/arm-trusted-firmware-2.8.0/plat/qti/msm8916/aarch64/
A Duartdm_console.S19 #define UART_DM_DMEN_TX_SC BIT_32(4) /* TX single character mode */
26 #define UART_DM_CR_TX_ENABLE BIT_32(2) /* enable transmitter */
A Dmsm8916_helpers.S13 #define APCS_TCM_REDIRECT_EN_0 BIT_32(0)
/arm-trusted-firmware-2.8.0/include/lib/
A Dutils_def.h22 #define BIT_32(nr) (U(1) << (nr)) macro
28 #define BIT BIT_32
/arm-trusted-firmware-2.8.0/plat/allwinner/sun50i_h6/
A Dsunxi_power.c118 mmio_write_32(SUNXI_CORE_CLOSE_REG, BIT_32(core)); in sunxi_cpu_power_off_self()
/arm-trusted-firmware-2.8.0/plat/allwinner/sun50i_h616/
A Dsunxi_power.c120 mmio_write_32(SUNXI_CORE_CLOSE_REG, BIT_32(core)); in sunxi_cpu_power_off_self()
/arm-trusted-firmware-2.8.0/drivers/mmc/
A Dmmc.c310 mmc_dev_info->block_size = BIT_32(mmc_csd.read_bl_len); in mmc_fill_device_info()
/arm-trusted-firmware-2.8.0/include/arch/aarch32/
A Darch.h329 #define SPSR_SSBS_BIT BIT_32(23)

Completed in 32 milliseconds