Home
last modified time | relevance | path

Searched refs:CPG_FRQCRD (Results 1 – 3 of 3) sorted by relevance

/arm-trusted-firmware-2.8.0/drivers/renesas/common/ddr/ddr_b/
A Dboot_init_dram_regdef.h44 #define CPG_FRQCRD (CPG_BASE + 0x00E4U) macro
A Dboot_init_dram.c400 data_l = 0x00030003 | (0xFF80FF80 & mmio_read_32(CPG_FRQCRD)); in pll3_control()
401 cpg_write_32(CPG_FRQCRD, data_l); in pll3_control()
420 data_l = (0xFF80FF80 & mmio_read_32(CPG_FRQCRD)); in pll3_control()
421 cpg_write_32(CPG_FRQCRD, data_l); in pll3_control()
440 (mmio_read_32(CPG_FRQCRD) & 0xFF80FF80); in pll3_control()
441 cpg_write_32(CPG_FRQCRD, data_l); in pll3_control()
467 (mmio_read_32(CPG_FRQCRD) & 0xFF80FF80); in pll3_control()
468 cpg_write_32(CPG_FRQCRD, data_l); in pll3_control()
/arm-trusted-firmware-2.8.0/drivers/renesas/common/
A Dddr_regs.h252 #define CPG_FRQCRD (CPG_BASE + 0x00E4U) macro

Completed in 10 milliseconds