Searched refs:DCFG_COREDISABLEDSR_OFFSET (Results 1 – 5 of 5) sorted by relevance
/arm-trusted-firmware-2.8.0/include/drivers/nxp/dcfg/ |
A D | dcfg_lsch3.h | 75 #define DCFG_COREDISABLEDSR_OFFSET 0x990 macro
|
A D | dcfg_lsch2.h | 23 #define DCFG_COREDISABLEDSR_OFFSET 0x990 macro
|
/arm-trusted-firmware-2.8.0/plat/nxp/soc-lx2160a/aarch64/ |
A D | lx2160a.S | 245 ldr w1, [x1, #DCFG_COREDISABLEDSR_OFFSET] 1552 ldr w4, [x0, #DCFG_COREDISABLEDSR_OFFSET] 1633 ldr w2, [x0, #DCFG_COREDISABLEDSR_OFFSET] 1635 str w2, [x0, #DCFG_COREDISABLEDSR_OFFSET] 1641 ldr w4, [x0, #DCFG_COREDISABLEDSR_OFFSET]
|
/arm-trusted-firmware-2.8.0/plat/nxp/soc-ls1028a/aarch64/ |
A D | ls1028a.S | 138 ldr w1, [x1, #DCFG_COREDISABLEDSR_OFFSET] 1227 ldr w4, [x0, #DCFG_COREDISABLEDSR_OFFSET]
|
/arm-trusted-firmware-2.8.0/plat/nxp/soc-ls1088a/aarch64/ |
A D | ls1088a.S | 256 ldr w1, [x1, #DCFG_COREDISABLEDSR_OFFSET] 1411 ldr w4, [x0, #DCFG_COREDISABLEDSR_OFFSET]
|
Completed in 8 milliseconds