Home
last modified time | relevance | path

Searched refs:DDR_SEC_BASE (Results 1 – 8 of 8) sorted by relevance

/arm-trusted-firmware-2.8.0/fdts/
A Dstm32mp13-fw-config.dtsi17 #define DDR_SEC_BASE (STM32MP_DDR_BASE + (DDR_SIZE - DDR_SEC_SIZE)) macro
18 #define DDR_NS_SIZE (DDR_SEC_BASE - DDR_NS_BASE)
39 load-address = <0x0 DDR_SEC_BASE>;
49 DDR_SEC_BASE DDR_SEC_SIZE TZC_REGION_S_RDWR 0>;
A Dstm32mp15-fw-config.dtsi22 #define DDR_SEC_BASE (DDR_SHARE_BASE - DDR_SEC_SIZE) macro
23 #define DDR_NS_SIZE (DDR_SEC_BASE - DDR_NS_BASE)
72 DDR_SEC_BASE DDR_SEC_SIZE TZC_REGION_S_RDWR 0
/arm-trusted-firmware-2.8.0/plat/hisilicon/hikey960/
A Dhikey960_def.h34 #define DDR_SEC_BASE 0x3F000000 macro
41 #define DDR_SDP_BASE (DDR_SEC_BASE - 0x400000 /* align */ - \
/arm-trusted-firmware-2.8.0/plat/hisilicon/hikey/include/
A Dhikey_layout.h92 #define BL32_DRAM_BASE DDR_SEC_BASE
93 #define BL32_DRAM_LIMIT (DDR_SEC_BASE+DDR_SEC_SIZE)
A Dhikey_def.h30 #define DDR_SEC_BASE (DDR_BASE + DDR_SIZE - DDR_SEC_SIZE) /* 0x3F000000 */ macro
33 #define DDR_SDP_BASE (DDR_SEC_BASE - 0x400000 /* align */ - \
/arm-trusted-firmware-2.8.0/plat/hisilicon/hikey960/include/
A Dplatform_def.h77 #define BL32_DRAM_BASE DDR_SEC_BASE
78 #define BL32_DRAM_LIMIT (DDR_SEC_BASE+DDR_SEC_SIZE)
/arm-trusted-firmware-2.8.0/plat/hisilicon/hikey/
A Dhikey_security.c106 sec_protect(DDR_SEC_BASE, DDR_SEC_SIZE, 1); in hikey_security_setup()
/arm-trusted-firmware-2.8.0/plat/hisilicon/poplar/include/
A Dplatform_def.h80 #define DDR_SEC_BASE 0x03000000 macro

Completed in 13 milliseconds