Home
last modified time | relevance | path

Searched refs:DFD_V35_SEQ0_0 (Results 1 – 8 of 8) sorted by relevance

/arm-trusted-firmware-2.8.0/plat/mediatek/mt8186/drivers/dfd/
A Dplat_dfd.h40 #define DFD_V35_SEQ0_0 (MCU_BIU_BASE + 0xA0C0) macro
A Dplat_dfd.c53 sync_writel(DFD_V35_SEQ0_0, DFD_V35_SEQ0_0_VAL); in dfd_setup()
/arm-trusted-firmware-2.8.0/plat/mediatek/mt8192/drivers/dfd/
A Dplat_dfd.h48 #define DFD_V35_SEQ0_0 (MCU_BIU_BASE + 0xE0C0) macro
A Dplat_dfd.c95 sync_writel(DFD_V35_SEQ0_0, DFD_V35_SEQ0_0_VAL); in dfd_setup()
/arm-trusted-firmware-2.8.0/plat/mediatek/drivers/dfd/mt8188/
A Dplat_dfd.h54 #define DFD_V35_SEQ0_0 (MCU_BIU_BASE + 0xE0C0) macro
A Dplat_dfd.c59 sync_writel(DFD_V35_SEQ0_0, DFD_V35_SEQ0_0_VAL); in dfd_setup()
/arm-trusted-firmware-2.8.0/plat/mediatek/mt8195/drivers/dfd/
A Dplat_dfd.h57 #define DFD_V35_SEQ0_0 (MCU_BIU_BASE + 0xE0C0) macro
A Dplat_dfd.c103 sync_writel(DFD_V35_SEQ0_0, DFD_V35_SEQ0_0_VAL); in dfd_setup()

Completed in 6 milliseconds