Home
last modified time | relevance | path

Searched refs:DVFSRC_SW_REQ5 (Results 1 – 5 of 5) sorted by relevance

/arm-trusted-firmware-2.8.0/plat/mediatek/mt8192/drivers/spm/
A Dmt_spm_vcorefs.c374 mmio_write_32(DVFSRC_SW_REQ5, SW_REQ5_INIT_VAL); in spm_vcorefs_args()
395 mmio_write_32(DVFSRC_SW_REQ5, 0U); in spm_vcorefs_args()
398 mmio_write_32(DVFSRC_SW_REQ5, 0U); in spm_vcorefs_args()
A Dmt_spm_vcorefs.h51 #define DVFSRC_SW_REQ5 (DVFSRC_BASE + 0x14) macro
/arm-trusted-firmware-2.8.0/plat/mediatek/mt8186/drivers/spm/
A Dmt_spm_vcorefs.c502 mmio_write_32(DVFSRC_SW_REQ5, SW_REQ5_INIT_VAL); in spm_vcorefs_args()
523 mmio_write_32(DVFSRC_SW_REQ5, 0U); in spm_vcorefs_args()
526 mmio_write_32(DVFSRC_SW_REQ5, 0U); in spm_vcorefs_args()
A Dmt_spm_vcorefs.h66 #define DVFSRC_SW_REQ5 (DVFSRC_BASE + 0x14) macro
/arm-trusted-firmware-2.8.0/plat/mediatek/mt8195/drivers/spm/
A Dmt_spm_vcorefs.h77 #define DVFSRC_SW_REQ5 (DVFSRC_BASE + 0x14) macro

Completed in 12 milliseconds