Home
last modified time | relevance | path

Searched refs:GICC_AHPPIR (Results 1 – 16 of 16) sorted by relevance

/arm-trusted-firmware-2.8.0/plat/nvidia/tegra/include/
A Dplat_macros.S38 ldr w9, [x16, #GICC_AHPPIR]
/arm-trusted-firmware-2.8.0/plat/amlogic/common/include/
A Dplat_macros.S40 ldr w9, [x17, #GICC_AHPPIR]
/arm-trusted-firmware-2.8.0/plat/renesas/common/include/
A Dplat_macros.S38 ldr w9, [x17, #GICC_AHPPIR]
/arm-trusted-firmware-2.8.0/plat/mediatek/mt8173/include/
A Dplat_macros.S41 ldr w9, [x17, #GICC_AHPPIR]
/arm-trusted-firmware-2.8.0/plat/mediatek/mt8183/include/
A Dplat_macros.S41 ldr w9, [x27, #GICC_AHPPIR]
/arm-trusted-firmware-2.8.0/plat/hisilicon/hikey/include/
A Dplat_macros.S43 ldr w9, [x17, #GICC_AHPPIR]
/arm-trusted-firmware-2.8.0/plat/hisilicon/hikey960/include/
A Dplat_macros.S43 ldr w9, [x17, #GICC_AHPPIR]
/arm-trusted-firmware-2.8.0/plat/xilinx/versal_net/include/
A Dplat_macros.S70 ldr w9, [x17, #GICC_AHPPIR]
/arm-trusted-firmware-2.8.0/plat/xilinx/versal/include/
A Dplat_macros.S68 ldr w9, [x17, #GICC_AHPPIR]
/arm-trusted-firmware-2.8.0/plat/qti/common/inc/aarch64/
A Dplat_macros.S77 ldr w9, [x27, #GICC_AHPPIR]
/arm-trusted-firmware-2.8.0/include/plat/arm/common/aarch64/
A Darm_macros.S68 ldr w9, [x17, #GICC_AHPPIR]
/arm-trusted-firmware-2.8.0/plat/rockchip/common/include/
A Dplat_macros.S76 ldr w9, [x27, #GICC_AHPPIR]
/arm-trusted-firmware-2.8.0/include/plat/marvell/armada/common/aarch64/
A Dmarvell_macros.S77 ldr w9, [x17, #GICC_AHPPIR]
/arm-trusted-firmware-2.8.0/drivers/arm/gic/v2/
A Dgicv2_private.h92 return mmio_read_32(base + GICC_AHPPIR); in gicc_read_ahppir()
/arm-trusted-firmware-2.8.0/include/drivers/arm/
A Dgicv2.h76 #define GICC_AHPPIR U(0x28) macro
/arm-trusted-firmware-2.8.0/docs/getting_started/
A Dporting-guide.rst3104 (``GICC_AHPPIR``) is read to determine the id of the non-secure interrupt.

Completed in 24 milliseconds