Home
last modified time | relevance | path

Searched refs:HSLS_ICFG_REGS_BASE (Results 1 – 2 of 2) sorted by relevance

/arm-trusted-firmware-2.8.0/plat/brcm/board/stingray/include/
A Dsr_def.h178 #define HSLS_ICFG_REGS_BASE IPROC_ROOT macro
187 #define ICFG_CHIP_ID HSLS_ICFG_REGS_BASE
191 #define ICFG_CHIP_REVISION_ID (HSLS_ICFG_REGS_BASE + 0x4)
330 #define ICFG_DMAC_CONFIG_0 (HSLS_ICFG_REGS_BASE + 0x190)
331 #define ICFG_DMAC_CONFIG_1 (HSLS_ICFG_REGS_BASE + 0x194)
332 #define ICFG_DMAC_CONFIG_2 (HSLS_ICFG_REGS_BASE + 0x198)
352 #define PNOR_ICFG_BASE (HSLS_ICFG_REGS_BASE + 0x780)
392 #define ICFG_SDIO0_BASE (HSLS_ICFG_REGS_BASE + 0x6e4)
393 #define ICFG_SDIO1_BASE (HSLS_ICFG_REGS_BASE + 0x734)
396 #define ICFG_SDIO0_SID (HSLS_ICFG_REGS_BASE + 0xb00)
[all …]
/arm-trusted-firmware-2.8.0/plat/brcm/board/stingray/src/
A Dbl31_setup.c279 #define ICFG_AMAC_STRAP_CONFIG (HSLS_ICFG_REGS_BASE + 0xa5c)
282 #define ICFG_AMAC_MAC_CTRL_REG (HSLS_ICFG_REGS_BASE + 0xa6c)
284 #define ICFG_AMAC_RGMII_PHY_CONFIG (HSLS_ICFG_REGS_BASE + 0xa60)
285 #define ICFG_AMAC_SID_CONTROL (HSLS_ICFG_REGS_BASE + 0xb10)
294 #define ICFG_AMAC_MEM_PWR_CTRL (HSLS_ICFG_REGS_BASE + 0xa68)
558 #define ICFG_AUDIO_POWER_CTRL (HSLS_ICFG_REGS_BASE + 0xaa8)
568 #define ICFG_AUDIO_SID_CONTROL (HSLS_ICFG_REGS_BASE + 0xaf8)

Completed in 6 milliseconds