Home
last modified time | relevance | path

Searched refs:QOS_BASE1 (Results 1 – 2 of 2) sorted by relevance

/arm-trusted-firmware-2.8.0/drivers/renesas/common/ddr/ddr_b/
A Dboot_init_dram_regdef.h79 #define QOS_BASE1 (0xE67F0000U) macro
80 #define QOSCTRL_RAS (QOS_BASE1 + 0x0000U)
81 #define QOSCTRL_FIXTH (QOS_BASE1 + 0x0004U)
82 #define QOSCTRL_RAEN (QOS_BASE1 + 0x0018U)
83 #define QOSCTRL_REGGD (QOS_BASE1 + 0x0020U)
84 #define QOSCTRL_DANN (QOS_BASE1 + 0x0030U)
85 #define QOSCTRL_DANT (QOS_BASE1 + 0x0038U)
86 #define QOSCTRL_EC (QOS_BASE1 + 0x003CU)
87 #define QOSCTRL_EMS (QOS_BASE1 + 0x0040U)
88 #define QOSCTRL_INSFC (QOS_BASE1 + 0x0050U)
[all …]
/arm-trusted-firmware-2.8.0/drivers/renesas/common/
A Dqos_reg.h87 #define QOS_BASE1 0xE67F0000U macro
88 #define QOSCTRL_RAS (QOS_BASE1 + 0x0000U)
89 #define QOSCTRL_FIXTH (QOS_BASE1 + 0x0004U)
90 #define QOSCTRL_RAEN (QOS_BASE1 + 0x0018U)
91 #define QOSCTRL_REGGD (QOS_BASE1 + 0x0020U)
92 #define QOSCTRL_DANN (QOS_BASE1 + 0x0030U)
93 #define QOSCTRL_DANT (QOS_BASE1 + 0x0038U)
94 #define QOSCTRL_EC (QOS_BASE1 + 0x003CU)
95 #define QOSCTRL_EMS (QOS_BASE1 + 0x0040U)
96 #define QOSCTRL_FSS (QOS_BASE1 + 0x0048U)
[all …]

Completed in 3 milliseconds