Home
last modified time | relevance | path

Searched refs:SCSRSTECR0 (Results 1 – 2 of 2) sorted by relevance

/arm-trusted-firmware-2.8.0/plat/renesas/common/include/registers/
A Dcpg_registers.h64 #define SCSRSTECR0 (CPG_BASE + 0x0B80U) macro
/arm-trusted-firmware-2.8.0/plat/renesas/common/
A Dbl2_cpg_init.c95 cpg_write(SCSRSTECR0, 0x00000000U); in bl2_secure_cpg_init()

Completed in 3 milliseconds