Searched refs:SPM_CLK_SETTLE (Results 1 – 14 of 14) sorted by relevance
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8183/drivers/spm/ |
| A D | spm_suspend.c | 154 mmio_write_32(SPM_CLK_SETTLE, SPM_SYSCLK_SETTLE); in spm_set_sysclk_settle()
155 return mmio_read_32(SPM_CLK_SETTLE); in spm_set_sysclk_settle()
|
| A D | spm.h | 18 #define SPM_CLK_SETTLE (SPM_BASE + 0x010) macro
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8195/drivers/spm/ |
| A D | mt_spm_conservation.c | 58 cpu, pwrctrl->wake_src, mmio_read_32(SPM_CLK_SETTLE), in go_to_spm_before_wfi()
|
| A D | mt_spm_internal.c | 455 wakesta->clk_settle = mmio_read_32(SPM_CLK_SETTLE); in __spm_get_wakeup_status()
|
| A D | mt_spm_reg.h | 27 #define SPM_CLK_SETTLE (SPM_BASE + 0x010) macro
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8192/drivers/spm/ |
| A D | mt_spm_conservation.c | 60 cpu, pwrctrl->wake_src, mmio_read_32(SPM_CLK_SETTLE), in go_to_spm_before_wfi()
|
| A D | mt_spm_internal.c | 493 wakesta->clk_settle = mmio_read_32(SPM_CLK_SETTLE); in __spm_get_wakeup_status()
|
| A D | mt_spm_reg.h | 24 #define SPM_CLK_SETTLE (SPM_BASE + 0x010) macro
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8186/drivers/spm/ |
| A D | mt_spm_conservation.c | 64 cpu, pwrctrl->wake_src, mmio_read_32(SPM_CLK_SETTLE), in go_to_spm_before_wfi()
|
| A D | mt_spm_internal.c | 527 wakesta->clk_settle = mmio_read_32(SPM_CLK_SETTLE); in __spm_get_wakeup_status()
|
| A D | mt_spm_reg.h | 19 #define SPM_CLK_SETTLE (SPM_BASE + 0x010) macro
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8173/drivers/spm/ |
| A D | spm.c | 265 mmio_write_32(SPM_CLK_SETTLE, SPM_SYSCLK_SETTLE); in spm_set_sysclk_settle()
267 INFO("settle = %u\n", mmio_read_32(SPM_CLK_SETTLE)); in spm_set_sysclk_settle()
|
| A D | spm.h | 12 #define SPM_CLK_SETTLE (SPM_BASE + 0x100) macro
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8188/include/ |
| A D | spm_reg.h | 18 #define SPM_CLK_SETTLE (SPM_BASE + 0x010) macro
|
Completed in 80 milliseconds