Searched refs:TEGRA_FLOWCTRL_BASE (Results 1 – 3 of 3) sorted by relevance
/arm-trusted-firmware-2.8.0/plat/nvidia/tegra/drivers/flowctrl/ |
A D | flowctrl.c | 27 (TEGRA_FLOWCTRL_BASE + FLOWCTRL_CPU0_CSR), 28 (TEGRA_FLOWCTRL_BASE + FLOWCTRL_CPU1_CSR), 29 (TEGRA_FLOWCTRL_BASE + FLOWCTRL_CPU1_CSR + 8), 30 (TEGRA_FLOWCTRL_BASE + FLOWCTRL_CPU1_CSR + 16) 34 (TEGRA_FLOWCTRL_BASE + FLOWCTRL_HALT_CPU0_EVENTS), 35 (TEGRA_FLOWCTRL_BASE + FLOWCTRL_HALT_CPU1_EVENTS), 36 (TEGRA_FLOWCTRL_BASE + FLOWCTRL_HALT_CPU1_EVENTS + 8), 41 (TEGRA_FLOWCTRL_BASE + FLOWCTRL_CC4_CORE0_CTRL), 42 (TEGRA_FLOWCTRL_BASE + FLOWCTRL_CC4_CORE0_CTRL + 4), 43 (TEGRA_FLOWCTRL_BASE + FLOWCTRL_CC4_CORE0_CTRL + 8), [all …]
|
/arm-trusted-firmware-2.8.0/plat/nvidia/tegra/include/drivers/ |
A D | flowctrl.h | 75 return mmio_read_32(TEGRA_FLOWCTRL_BASE + off); in tegra_fc_read_32() 80 mmio_write_32(TEGRA_FLOWCTRL_BASE + off, val); in tegra_fc_write_32()
|
/arm-trusted-firmware-2.8.0/plat/nvidia/tegra/include/t210/ |
A D | tegra_def.h | 170 #define TEGRA_FLOWCTRL_BASE U(0x60007000) macro
|
Completed in 4 milliseconds