Searched refs:TZRAM_BASE (Results 1 – 16 of 16) sorted by relevance
| /arm-trusted-firmware-2.8.0/plat/rockchip/rk3288/include/shared/ |
| A D | bl32_param.h | 14 #define TZRAM_BASE (0x0) macro
23 #define BL32_BASE (TZRAM_BASE + 0x40000)
24 #define BL32_LIMIT (TZRAM_BASE + TZRAM_SIZE)
|
| /arm-trusted-firmware-2.8.0/plat/rockchip/rk3399/include/shared/ |
| A D | bl31_param.h | 14 #define TZRAM_BASE (0x0) macro
23 #define BL31_BASE (TZRAM_BASE + 0x40000)
24 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8173/include/ |
| A D | platform_def.h | 74 #define TZRAM_BASE (0x100000) macro
82 #define TZRAM2_BASE (TZRAM_BASE + TZRAM_SIZE)
93 #define BL31_BASE (TZRAM_BASE + 0x1000)
94 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
|
| /arm-trusted-firmware-2.8.0/plat/rockchip/rk3328/include/ |
| A D | platform_def.h | 70 #define TZRAM_BASE (0x0) macro
79 #define BL31_BASE (TZRAM_BASE + 0x40000)
80 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
|
| /arm-trusted-firmware-2.8.0/plat/rockchip/px30/include/ |
| A D | platform_def.h | 73 #define TZRAM_BASE (0x0) macro
82 #define BL31_BASE (TZRAM_BASE + 0x40000)
83 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
|
| /arm-trusted-firmware-2.8.0/plat/rockchip/rk3368/include/ |
| A D | platform_def.h | 71 #define TZRAM_BASE (0x0) macro
80 #define BL31_BASE (TZRAM_BASE + 0x40000)
81 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8192/include/ |
| A D | platform_def.h | 118 #define TZRAM_BASE 0x54600000 macro
129 #define BL31_BASE (TZRAM_BASE + 0x1000)
130 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8195/include/ |
| A D | platform_def.h | 135 #define TZRAM_BASE 0x54600000 macro
146 #define BL31_BASE (TZRAM_BASE + 0x1000)
147 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8186/include/ |
| A D | platform_def.h | 128 #define TZRAM_BASE (0x54600000) macro
139 #define BL31_BASE (TZRAM_BASE + 0x1000)
140 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8188/include/ |
| A D | platform_def.h | 146 #define TZRAM_BASE (0x54600000) macro
157 #define BL31_BASE (TZRAM_BASE + 0x1000)
158 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8183/include/ |
| A D | platform_def.h | 288 #define TZRAM_BASE 0x54600000 macro
299 #define BL31_BASE (TZRAM_BASE + 0x1000)
300 #define BL31_LIMIT (TZRAM_BASE + TZRAM_SIZE)
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8173/aarch64/ |
| A D | platform_common.c | 26 MAP_REGION_FLAT(TZRAM_BASE, TZRAM_SIZE,
|
| /arm-trusted-firmware-2.8.0/plat/mediatek/mt8183/aarch64/ |
| A D | platform_common.c | 23 MAP_REGION_FLAT(TZRAM_BASE, TZRAM_SIZE,
|
| /arm-trusted-firmware-2.8.0/plat/rockchip/px30/drivers/secure/ |
| A D | secure.c | 81 secure_ddr_region(0, TZRAM_BASE, TZRAM_SIZE); in sgrf_init()
|
| /arm-trusted-firmware-2.8.0/plat/rockchip/rk3288/drivers/secure/ |
| A D | secure.c | 163 sgrf_ddr_rgn_config(0, TZRAM_BASE, TZRAM_SIZE); in secure_sgrf_ddr_rgn_init()
|
| /arm-trusted-firmware-2.8.0/plat/rockchip/rk3399/drivers/secure/ |
| A D | secure.c | 165 sgrf_ddr_rgn_config(0, TZRAM_BASE, TZRAM_SIZE); in secure_sgrf_ddr_rgn_init()
|
Completed in 29 milliseconds