Home
last modified time | relevance | path

Searched refs:_offset (Results 1 – 4 of 4) sorted by relevance

/arm-trusted-firmware-2.8.0/include/services/
A Drmmd_svc.h18 #define SMC64_RMI_FID(_offset) \ argument
22 (((RMI_FNUM_MIN_VALUE + (_offset)) & FUNCID_NUM_MASK) \
65 #define SMC64_RMMD_EL3_FID(_offset) \ argument
69 (((RMMD_EL3_FNUM_MIN_VALUE + (_offset)) & FUNCID_NUM_MASK) \
/arm-trusted-firmware-2.8.0/plat/mediatek/drivers/gpio/
A Dmtgpio_common.h91 #define PIN(_id, _flag, _bit, _base, _offset) { \ argument
96 .offset = _offset, \
/arm-trusted-firmware-2.8.0/drivers/st/clk/
A Dclk-stm32-core.h269 #define GATE(idx, _binding, _parent, _flags, _offset, _bit_idx) \ argument
275 .offset = (_offset),\
321 #define BYPASS(_offset, _bit_byp, _bit_digbyp) &(struct stm32_clk_bypass){\ argument
322 .offset = (_offset),\
327 #define CSS(_offset, _bit_css) &(struct stm32_clk_css){\ argument
328 .offset = (_offset),\
332 #define DRIVE(_offset, _shift, _width, _default) &(struct stm32_clk_drive){\ argument
333 .offset = (_offset),\
A Dclk-stm32mp13.c437 #define MUX_CFG(id, src, _offset, _shift, _witdh)[id] = {\ argument
441 .offset = (_offset),\
448 #define MUX_RDY_CFG(id, src, _offset, _shift, _witdh)[id] = {\ argument
452 .offset = (_offset),\
659 #define GATE_CFG(id, _offset, _bit_idx, _offset_clr)[id] = {\ argument
660 .offset = (_offset),\
835 #define DIV_CFG(id, _offset, _shift, _width, _flags, _table, _bitrdy)[id] = {\ argument
836 .offset = _offset,\

Completed in 31 milliseconds