Searched refs:cptr_el3 (Results 1 – 11 of 11) sorted by relevance
| /arm-trusted-firmware-2.8.0/lib/extensions/sve/ |
| A D | sve.c | 35 u_register_t cptr_el3; in sve_enable() local
41 cptr_el3 = read_ctx_reg(get_el3state_ctx(context), CTX_CPTR_EL3); in sve_enable()
44 cptr_el3 = (cptr_el3 | CPTR_EZ_BIT) & ~(TFP_BIT); in sve_enable()
45 write_ctx_reg(get_el3state_ctx(context), CTX_CPTR_EL3, cptr_el3); in sve_enable()
|
| /arm-trusted-firmware-2.8.0/lib/extensions/sme/ |
| A D | sme.c | 35 u_register_t cptr_el3; in sme_enable() local
59 cptr_el3 = read_cptr_el3(); in sme_enable()
60 write_cptr_el3(cptr_el3 | ESM_BIT); in sme_enable()
76 write_cptr_el3(cptr_el3); in sme_enable()
|
| /arm-trusted-firmware-2.8.0/plat/renesas/common/aarch64/ |
| A D | plat_helpers.S | 145 mrs x0, cptr_el3
149 msr cptr_el3, x0
|
| /arm-trusted-firmware-2.8.0/lib/aarch64/ |
| A D | misc_helpers.S | 468 mrs x0, cptr_el3
471 msr cptr_el3, x0
|
| /arm-trusted-firmware-2.8.0/lib/cpus/aarch64/ |
| A D | neoverse_n2.S | 526 mrs x0, cptr_el3
528 msr cptr_el3, x0
|
| /arm-trusted-firmware-2.8.0/include/arch/aarch64/ |
| A D | el3_common_macros.S | 237 msr cptr_el3, x0
|
| A D | arch_helpers.h | 435 DEFINE_SYSREG_RW_FUNCS(cptr_el3) in DEFINE_SYSREG_READ_FUNC()
|
| /arm-trusted-firmware-2.8.0/bl31/aarch64/ |
| A D | crash_reporting.S | 394 mrs x10, cptr_el3
|
| /arm-trusted-firmware-2.8.0/docs/design_documents/ |
| A D | context_mgmt_rework.rst | 62 basis (eg: cptr_el3, scr_el3, zcr_el3 is part of the context
146 this is the cptr_el3 regsiter. Although FPU traps need to be disabled for
|
| /arm-trusted-firmware-2.8.0/lib/el3_runtime/aarch64/ |
| A D | context.S | 1085 msr cptr_el3, x19
|
| /arm-trusted-firmware-2.8.0/docs/design/ |
| A D | firmware-design.rst | 1230 cptr_el3 = 0x0000000000000000
|
Completed in 23 milliseconds