Searched refs:cpu_stride (Results 1 – 4 of 4) sorted by relevance
/arm-trusted-firmware-2.8.0/plat/mediatek/mt8192/drivers/spmc/ |
A D | mtspmc_private.h | 24 unsigned int cpu_stride; member 28 (reg[cluster].cluster_addr + (cpu << reg[cluster].cpu_stride)) 90 { .cluster_addr = SPM_MP0_CPU0_PWR_CON, .cpu_stride = 2U } 95 { .cluster_addr = SPM_MP0_CPUTOP_PWR_CON, .cpu_stride = 0U } 116 { .cluster_addr = MCUCFG_MP0_CLUSTER_CFG8, .cpu_stride = 3U } 121 { .cluster_addr = MCUCFG_MP0_CLUSTER_CFG5, .cpu_stride = 0U } 173 { .cluster_addr = PTP3_CPU0_SPMC_SW_CFG, .cpu_stride = 11U } 177 { .cluster_addr = CPU0_ILDO_CONTROL5, .cpu_stride = 11U } 181 { .cluster_addr = CPU0_ILDO_CONTROL8, .cpu_stride = 11U }
|
/arm-trusted-firmware-2.8.0/plat/mediatek/mt8195/drivers/spmc/ |
A D | mtspmc_private.h | 24 unsigned int cpu_stride; member 28 (reg[cluster].cluster_addr + (cpu << reg[cluster].cpu_stride)) 90 { .cluster_addr = SPM_MP0_CPU0_PWR_CON, .cpu_stride = 2U } 95 { .cluster_addr = SPM_MP0_CPUTOP_PWR_CON, .cpu_stride = 0U } 116 { .cluster_addr = MCUCFG_MP0_CLUSTER_CFG8, .cpu_stride = 3U } 121 { .cluster_addr = MCUCFG_MP0_CLUSTER_CFG5, .cpu_stride = 0U } 172 { .cluster_addr = PTP3_CPU0_SPMC_SW_CFG, .cpu_stride = 11U } 176 { .cluster_addr = CPU0_ILDO_CONTROL5, .cpu_stride = 11U } 180 { .cluster_addr = CPU0_ILDO_CONTROL8, .cpu_stride = 11U }
|
/arm-trusted-firmware-2.8.0/plat/mediatek/mt8186/drivers/spmc/ |
A D | mtspmc_private.h | 22 unsigned int cpu_stride; member 26 (reg[cluster].cluster_addr + (cpu << reg[cluster].cpu_stride)) 88 { .cluster_addr = SPM_MP0_CPU0_PWR_CON, .cpu_stride = 2U } 93 { .cluster_addr = SPM_MP0_CPUTOP_PWR_CON, .cpu_stride = 0U } 110 { .cluster_addr = MCUCFG_MP0_CLUSTER_CFG8, .cpu_stride = 3U } 115 { .cluster_addr = MCUCFG_MP0_CLUSTER_CFG5, .cpu_stride = 0U } 165 { .cluster_addr = PTP3_CPU0_SPMC_SW_CFG, .cpu_stride = 11U } 169 { .cluster_addr = CPU0_ILDO_CONTROL5, .cpu_stride = 11U } 173 { .cluster_addr = CPU0_ILDO_CONTROL8, .cpu_stride = 11U }
|
/arm-trusted-firmware-2.8.0/plat/mediatek/mt8183/drivers/spmc/ |
A D | mtspmc_private.h | 15 int cpu_stride; member 19 (cpu << reg[cluster].cpu_stride)) 107 [0] = { .cluster_addr = SPM_MP0_CPU0_PWR_CON, .cpu_stride = 2 }, 108 [1] = { .cluster_addr = SPM_MP1_CPU0_PWR_CON, .cpu_stride = 2 }, 191 [0] = { .cluster_addr = MCUCFG_MP0_MISC_CONFIG2, .cpu_stride = 3 }, 223 [0] = { .cluster_addr = MCUCFG_CPUSYS0_CPU0_SPMC_CTL, .cpu_stride = 2 }, 224 [1] = { .cluster_addr = MCUCFG_MP2_PTP3_CPU0_SPMC0, .cpu_stride = 3 },
|
Completed in 8 milliseconds