Home
last modified time | relevance | path

Searched refs:dtb (Results 1 – 25 of 79) sorted by relevance

1234

/arm-trusted-firmware-2.8.0/include/common/
A Dfdt_wrappers.h17 int fdt_read_uint32(const void *dtb, int node, const char *prop_name,
19 uint32_t fdt_read_uint32_default(const void *dtb, int node,
21 int fdt_read_uint64(const void *dtb, int node, const char *prop_name,
25 int fdtw_read_string(const void *dtb, int node, const char *prop,
27 int fdtw_read_uuid(const void *dtb, int node, const char *prop,
29 int fdtw_write_inplace_cells(void *dtb, int node, const char *prop,
31 int fdtw_read_bytes(const void *dtb, int node, const char *prop,
39 int fdt_get_stdout_node_offset(const void *dtb);
41 uint64_t fdtw_translate_address(const void *dtb, int bus_node,
49 static inline uint32_t fdt_blob_size(const void *dtb) in fdt_blob_size() argument
[all …]
A Dfdt_fixup.h28 int fdt_add_reserved_memory(void *dtb, const char *node_name,
30 int fdt_add_cpus_node(void *dtb, unsigned int afflv0,
32 int fdt_add_cpu_idle_states(void *dtb, const struct psci_cpu_idle_state *state);
33 int fdt_adjust_gic_redist(void *dtb, unsigned int nr_cores, uintptr_t gicr_base,
35 int fdt_set_mac_address(void *dtb, unsigned int ethernet_idx,
/arm-trusted-firmware-2.8.0/common/
A Dfdt_fixup.c204 ac = fdt_address_cells(dtb, 0); in fdt_add_reserved_memory()
205 sc = fdt_size_cells(dtb, 0); in fdt_add_reserved_memory()
342 if (fdt_path_offset(dtb, "/cpus") >= 0) { in fdt_add_cpus_node()
346 offs = fdt_add_subnode(dtb, 0, "cpus"); in fdt_add_cpus_node()
382 err = fdt_add_cpu(dtb, offs, mpidr); in fdt_add_cpus_node()
462 fdt_setprop_u32(dtb, idle_state_node, in fdt_add_cpu_idle_states()
537 parent = fdt_parent_offset(dtb, offset); in fdt_adjust_gic_redist()
541 ac = fdt_address_cells(dtb, parent); in fdt_adjust_gic_redist()
542 sc = fdt_size_cells(dtb, parent); in fdt_adjust_gic_redist()
614 path = fdt_get_alias(dtb, eth_alias); in fdt_set_mac_address()
[all …]
A Dfdt_wrappers.c32 assert(dtb != NULL); in fdt_read_uint32_array()
102 assert(dtb != NULL); in fdtw_read_bytes()
137 assert(dtb != NULL); in fdtw_read_string()
169 assert(dtb != NULL); in fdtw_read_uuid()
200 assert(dtb != NULL); in fdtw_write_inplace_cells()
236 assert(dtb != NULL); in fdtw_write_inplace_bytes()
286 parent = fdt_parent_offset(dtb, node); in fdt_get_reg_props_by_index()
291 ac = fdt_address_cells(dtb, parent); in fdt_get_reg_props_by_index()
292 sc = fdt_size_cells(dtb, parent); in fdt_get_reg_props_by_index()
379 return fdt_path_offset(dtb, path); in fdt_get_stdout_node_offset()
[all …]
/arm-trusted-firmware-2.8.0/plat/imx/imx8m/
A Dimx8m_dyn_cfg_helpers.c27 void *dtb = (void *)dt_base; in imx8m_event_log_fdt_init_overlay() local
29 ret = fdt_create_empty_tree(dtb, dt_size); in imx8m_event_log_fdt_init_overlay()
36 offset = fdt_path_offset(dtb, "/"); in imx8m_event_log_fdt_init_overlay()
43 offset = fdt_add_subnode(dtb, offset, "fragment@0"); in imx8m_event_log_fdt_init_overlay()
57 offset = fdt_add_subnode(dtb, offset, "__overlay__"); in imx8m_event_log_fdt_init_overlay()
71 ret = fdt_setprop_string(dtb, offset, "compatible", in imx8m_event_log_fdt_init_overlay()
109 void *dtb = (void *)config_base; in imx8m_set_event_log_info() local
115 err = fdt_open_into(dtb, dtb, PLAT_IMX8M_DTO_MAX_SIZE); in imx8m_set_event_log_info()
127 err = fdt_check_header(dtb); in imx8m_set_event_log_info()
155 err = fdt_pack(dtb); in imx8m_set_event_log_info()
[all …]
/arm-trusted-firmware-2.8.0/plat/rpi/rpi4/
A Drpi4_bl31_setup.c216 int regions = fdt_num_mem_rsv(dtb); in remove_spintable_memreserve()
236 fdt_del_mem_rsv(dtb, i); in remove_spintable_memreserve()
246 void *dtb = (void *)rpi4_get_dtb_address(); in rpi4_prepare_dtb() local
251 if (fdt_check_header(dtb) != 0) in rpi4_prepare_dtb()
254 ret = fdt_open_into(dtb, dtb, 0x100000); in rpi4_prepare_dtb()
260 if (dt_add_psci_node(dtb)) { in rpi4_prepare_dtb()
265 if (dt_add_psci_cpu_enable_methods(dtb)) { in rpi4_prepare_dtb()
274 remove_spintable_memreserve(dtb); in rpi4_prepare_dtb()
284 offs = fdt_path_offset(dtb, "/chosen"); in rpi4_prepare_dtb()
287 ret = fdt_pack(dtb); in rpi4_prepare_dtb()
[all …]
/arm-trusted-firmware-2.8.0/plat/qemu/qemu/
A Dqemu_helpers.c36 void *dtb = (void *)config_base; in qemu_set_tee_fw_info() local
41 offs = fdtw_find_or_add_subnode(dtb, 0, "tpm-event-log"); in qemu_set_tee_fw_info()
47 if (fdt_appendprop(dtb, offs, "compatible", compatible, in qemu_set_tee_fw_info()
58 err = fdt_setprop(dtb, offs, DTB_PROP_HW_LOG_SIZE, &sz, 4); in qemu_set_tee_fw_info()
84 void *dtb = (void *)config_base; in qemu_set_event_log_info() local
90 err = fdt_open_into(dtb, dtb, PLAT_QEMU_DT_MAX_SIZE); in qemu_set_event_log_info()
92 ERROR("Invalid Device Tree at %p: error %d\n", dtb, err); in qemu_set_event_log_info()
102 err = fdt_check_header(dtb); in qemu_set_event_log_info()
125 err = fdt_setprop(dtb, node, DTB_PROP_HW_LOG_SIZE, &sz, 4); in qemu_set_event_log_info()
139 err = fdt_pack(dtb); in qemu_set_event_log_info()
[all …]
/arm-trusted-firmware-2.8.0/plat/arm/common/
A Darm_dyn_cfg_helpers.c46 int arm_dyn_tb_fw_cfg_init(void *dtb, int *node) in arm_dyn_tb_fw_cfg_init() argument
48 assert(dtb != NULL); in arm_dyn_tb_fw_cfg_init()
52 if (fdt_check_header(dtb) != 0) { in arm_dyn_tb_fw_cfg_init()
90 int err = arm_dyn_tb_fw_cfg_init(dtb, &dtb_root); in arm_set_dtb_mbedtls_heap_info()
104 err = fdtw_write_inplace_cells(dtb, dtb_root, in arm_set_dtb_mbedtls_heap_info()
112 err = fdtw_write_inplace_cells(dtb, dtb_root, in arm_set_dtb_mbedtls_heap_info()
138 void *dtb = (void *)config_base; in arm_set_event_log_info() local
148 err = fdt_check_header(dtb); in arm_set_event_log_info()
166 err = fdtw_write_inplace_cells(dtb, node, in arm_set_event_log_info()
175 err = fdtw_write_inplace_cells(dtb, node, in arm_set_event_log_info()
[all …]
A Darm_dyn_cfg.c92 tb_fw_config_info = FCONF_GET_PROPERTY(dyn_cfg, dtb, TB_FW_CONFIG_ID); in arm_bl1_set_mbedtls_heap()
99 void *dtb = (void *)tb_fw_cfg_dtb; in arm_bl1_set_mbedtls_heap() local
101 err = arm_set_dtb_mbedtls_heap_info(dtb, in arm_bl1_set_mbedtls_heap()
117 flush_dcache_range(tb_fw_cfg_dtb, fdt_totalsize(dtb)); in arm_bl1_set_mbedtls_heap()
154 dtb_info = FCONF_GET_PROPERTY(dyn_cfg, dtb, config_ids[i]); in arm_bl2_dyn_cfg_init()
/arm-trusted-firmware-2.8.0/lib/fconf/
A Dfconf_cot_getter.c194 rc = fdt_read_uint32(dtb, node, prop, &phandle); in get_oid()
241 rc = get_oid(dtb, node, "signing-key", &oid); in populate_and_set_auth_methods()
250 rc = get_oid(dtb, node, "hash", &oid); in populate_and_set_auth_methods()
334 if (fdt_getprop(dtb, node, "root-certificate", in set_desc_data()
393 fdt_for_each_subnode(child, dtb, node) { in populate_manifest_descs()
394 rc = set_desc_data(dtb, child, IMG_CERT); in populate_manifest_descs()
428 fdt_for_each_subnode(child, dtb, node) { in populate_image_descs()
429 rc = set_desc_data(dtb, child, IMG_RAW); in populate_image_descs()
452 const void *dtb = (void *)config; in fconf_populate_cot_descs() local
455 rc = populate_manifest_descs(dtb); in fconf_populate_cot_descs()
[all …]
A Dfconf_dyn_cfg_getter.c82 const void *dtb = (void *)config; in fconf_populate_dtb_registry() local
94 uint32_t config_max_size = fdt_totalsize(dtb); in fconf_populate_dtb_registry()
100 node = fdt_node_offset_by_compatible(dtb, -1, compatible_str); in fconf_populate_dtb_registry()
106 fdt_for_each_subnode(child, dtb, node) { in fconf_populate_dtb_registry()
113 rc = fdt_read_uint64(dtb, child, "load-address", &val64); in fconf_populate_dtb_registry()
120 rc = fdt_read_uint32(dtb, child, "max-size", &config_max_size); in fconf_populate_dtb_registry()
126 rc = fdt_read_uint32(dtb, child, "id", &config_id); in fconf_populate_dtb_registry()
137 rc = fdt_read_uint64(dtb, child, "ns-load-address", &val64); in fconf_populate_dtb_registry()
A Dfconf_tbbr_getter.c24 const void *dtb = (void *)config; in fconf_populate_tbbr_dyn_config() local
28 node = fdt_node_offset_by_compatible(dtb, -1, compatible_str); in fconf_populate_tbbr_dyn_config()
36 err = fdt_read_uint32(dtb, node, "disable_auth", in fconf_populate_tbbr_dyn_config()
58 err = fdt_read_uint64(dtb, node, "mbedtls_heap_addr", &val64); in fconf_populate_tbbr_dyn_config()
66 err = fdt_read_uint32(dtb, node, "mbedtls_heap_size", &val32); in fconf_populate_tbbr_dyn_config()
/arm-trusted-firmware-2.8.0/plat/arm/board/fvp/fconf/
A Dfconf_nt_config_getter.c23 const void *dtb = (const void *)config; in fconf_populate_event_log_config() local
31 node = fdt_node_offset_by_compatible(dtb, -1, compatible_str); in fconf_populate_event_log_config()
40 err = fdtw_read_cells(dtb, node, "tpm_event_log_sm_addr", 2, in fconf_populate_event_log_config()
47 err = fdtw_read_cells(dtb, node, in fconf_populate_event_log_config()
54 err = fdtw_read_cells(dtb, node, in fconf_populate_event_log_config()
/arm-trusted-firmware-2.8.0/plat/xilinx/zynqmp/
A Dbl31_zynqmp_setup.c174 void *dtb = (void *)XILINX_OF_BOARD_DTB_ADDR; in prepare_dtb() local
178 if (fdt_check_header(dtb) != 0) { in prepare_dtb()
179 NOTICE("Can't read DT at %p\n", dtb); in prepare_dtb()
183 ret = fdt_open_into(dtb, dtb, XILINX_OF_BOARD_DTB_MAX_SIZE); in prepare_dtb()
185 ERROR("Invalid Device Tree at %p: error %d\n", dtb, ret); in prepare_dtb()
189 if (dt_add_psci_node(dtb)) { in prepare_dtb()
194 if (dt_add_psci_cpu_enable_methods(dtb)) { in prepare_dtb()
200 if (fdt_add_reserved_memory(dtb, "tf-a", BL31_BASE, BL31_LIMIT - BL31_BASE)) { in prepare_dtb()
204 ret = fdt_pack(dtb); in prepare_dtb()
206 ERROR("Failed to pack Device Tree at %p: error %d\n", dtb, ret); in prepare_dtb()
[all …]
/arm-trusted-firmware-2.8.0/plat/arm/common/fconf/
A Dfconf_nv_cntr_getter.c30 const void *dtb = (void *)config; in fconf_populate_nv_cntrs() local
33 node = fdt_node_offset_by_compatible(dtb, -1, compatible_str); in fconf_populate_nv_cntrs()
40 fdt_for_each_subnode(child, dtb, node) { in fconf_populate_nv_cntrs()
42 rc = fdt_read_uint32(dtb, child, "id", &id); in fconf_populate_nv_cntrs()
50 rc = fdt_get_reg_props_by_index(dtb, child, 0, &reg, NULL); in fconf_populate_nv_cntrs()
A Dfconf_sdei_getter.c30 const void *dtb = (void *)config; in fconf_populate_sdei_dyn_config() local
33 node = fdt_node_offset_by_compatible(dtb, -1, "arm,sdei-1.0"); in fconf_populate_sdei_dyn_config()
40 err = fdt_read_uint32(dtb, node, "private_event_count", in fconf_populate_sdei_dyn_config()
56 err = fdt_read_uint32_array(dtb, node, "private_events", in fconf_populate_sdei_dyn_config()
71 err = fdt_read_uint32(dtb, node, "shared_event_count", in fconf_populate_sdei_dyn_config()
86 err = fdt_read_uint32_array(dtb, node, "shared_events", in fconf_populate_sdei_dyn_config()
A Darm_fconf_sp.c45 const void *dtb = (void *)config; in fconf_populate_arm_sp() local
50 node = fdt_node_offset_by_compatible(dtb, -1, compatible_str); in fconf_populate_arm_sp()
56 fdt_for_each_subnode(sp_node, dtb, node) { in fconf_populate_arm_sp()
70 err = fdtw_read_uuid(dtb, sp_node, "uuid", 16, in fconf_populate_arm_sp()
80 err = fdt_read_uint32(dtb, sp_node, "load-address", &val32); in fconf_populate_arm_sp()
106 fdtw_read_string(dtb, sp_node, "owner", in fconf_populate_arm_sp()
/arm-trusted-firmware-2.8.0/docs/resources/diagrams/plantuml/
A Dfconf_bl2_populate.puml31 fconf -> fconf_dyn_cfg_getter: populate_dtb_registry(uintptr_t dtb)
32 note over fconf_dyn_cfg_getter: read dtb_registry properties from dtb
34 arm_bl2_setup -> fconf: FCONF_GET_PROPERTY(dyn_cfg, dtb, TB_FW_CONFIG_ID)
38 fconf -> fconf_tbbr_getter: fconf_populate_tbbr_dyn_config(uintptr_t dtb)
39 note over fconf_tbbr_getter: read tbbr properties from dtb
40 fconf -> arm_fconf_io: fconf_populate_arm_io_policies(uintptr_t dtb)
41 note over arm_fconf_io: read arm io propeties from dtb
A Dfip-secure-partitions.puml74 artifact tb_fw_config.dtb
96 artifact signed_tb_fw_config.dtb [
97 tb_fw_config.dtb (signed)
130 tb_fw_config.dtb (signed)
158 dtc --> tb_fw_config.dtb
159 tb_fw_config.dtb --> cert_create
160 cert_create --> signed_tb_fw_config.dtb
162 signed_tb_fw_config.dtb --> fiptool
/arm-trusted-firmware-2.8.0/plat/rpi/rpi3/
A Drpi3_bl31_setup.c163 void *dtb = (void *)RPI3_PRELOADED_DTB_BASE; in rpi3_dtb_add_mem_rsv() local
168 if (fdt_check_header(dtb) != 0) in rpi3_dtb_add_mem_rsv()
171 regions = fdt_num_mem_rsv(dtb); in rpi3_dtb_add_mem_rsv()
185 if (fdt_get_mem_rsv(dtb, i, &addr, &size) != 0) in rpi3_dtb_add_mem_rsv()
193 rc = fdt_del_mem_rsv(dtb, i); in rpi3_dtb_add_mem_rsv()
210 rc = fdt_add_mem_rsv(dtb, SEC_SRAM_BASE, SEC_SRAM_SIZE); in rpi3_dtb_add_mem_rsv()
/arm-trusted-firmware-2.8.0/plat/arm/board/arm_fpga/
A Dbuild_axf.ld.S23 INPUT(./fdts/arm_fpga.dtb)
39 .dtb (FPGA_PRELOADED_DTB_BASE): {
41 *arm_fpga.dtb
/arm-trusted-firmware-2.8.0/include/plat/arm/common/
A Darm_dyn_cfg_helpers.h13 int arm_dyn_tb_fw_cfg_init(void *dtb, int *node);
14 int arm_set_dtb_mbedtls_heap_info(void *dtb, void *heap_addr,
/arm-trusted-firmware-2.8.0/plat/arm/board/juno/
A Djuno_bl31_setup.c25 soc_fw_config_info = FCONF_GET_PROPERTY(dyn_cfg, dtb, SOC_FW_CONFIG_ID); in bl31_early_platform_setup2()
56 hw_config_info = FCONF_GET_PROPERTY(dyn_cfg, dtb, HW_CONFIG_ID); in bl31_plat_arch_setup()
/arm-trusted-firmware-2.8.0/plat/st/stm32mp1/
A Dstm32mp1_fconf_firewall.c83 const void *dtb = (const void *)config; in fconf_populate_stm32mp1_firewall() local
88 node = fdt_node_offset_by_compatible(dtb, -1, compatible_str); in fconf_populate_stm32mp1_firewall()
94 conf_list = (const struct dt_id_attr *)fdt_getprop(dtb, node, "memory-ranges", &len); in fconf_populate_stm32mp1_firewall()
/arm-trusted-firmware-2.8.0/plat/arm/board/n1sdp/
A Dplatform.mk60 FW_CONFIG := ${BUILD_PLAT}/fdts/n1sdp_fw_config.dtb
61 TB_FW_CONFIG := ${BUILD_PLAT}/fdts/n1sdp_tb_fw_config.dtb
62 NT_FW_CONFIG := ${BUILD_PLAT}/fdts/n1sdp_nt_fw_config.dtb
73 N1SDP_TOS_FW_CONFIG := ${BUILD_PLAT}/fdts/${PLAT}_optee_spmc_manifest.dtb

Completed in 31 milliseconds

1234